Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

DM9161 Arkusz danych(PDF) 13 Page - List of Unclassifed Manufacturers

Numer części DM9161
Szczegółowy opis  10/100 Mbps FAST ETHERNET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ETC [List of Unclassifed Manufacturers]
Strona internetowa  
Logo ETC - List of Unclassifed Manufacturers

DM9161 Arkusz danych(HTML) 13 Page - List of Unclassifed Manufacturers

Back Button DM9161 Datasheet HTML 9Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 10Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 11Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 12Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 13Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 14Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 15Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 16Page - List of Unclassifed Manufacturers DM9161 Datasheet HTML 17Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 47 page
background image
DM9161
10/100 Mbps Fast Ethernet Physical Layer Single Chip Transceiver
Final
13
Version: DM9161-DS-F02
May 10,2002
MII Interface (continued)
TXER
(transmit
coding
error)
transitions
are
synchronously with respect to TXCLK. If TXER is
asserted for one or more clock periods, and TXEN is
asserted, the PHY will emit one or more symbols that
are not part of the valid data delimiter set somewhere in
the frame being transmitted.
RXD (receive data) is a nibble (4 bits) of data that are
sampled by the reconciliation sublayer synchronously
with respect to RXCLK. For each RXCLK period which
RXDV is asserted, RXD (3:0) are transferred from the
PHY to the MAC reconciliation sublayer.
RXCLK (receive clock) output to the MAC reconciliation
sublayer is a continuous clock that provides the timing
reference for the transfer of the RXDV, RXD, and
RXER signals.
RXDV (receive data valid) input from the PHY indicates
that the PHY is presenting recovered and decoded
nibbles to the MAC reconciliation sublayer. To interpret
a receive frame correctly by the reconciliation sublayer,
RXDV must encompass the frame, starting no later
than the Start-of-Frame delimiter and excluding any
End-Stream delimiter.
RXER (receive error) transitions are synchronously with
respect to RXCLK. RXER will be asserted for 1 or more
clock periods to indicate to the reconciliation sublayer
that an error was detected somewhere in the frame
being transmitted from the PHY to the reconciliation
sublayer.
CRS (carrier sense) is asserted by the PHY when either
the transmit or receive medium is non-idle, and de-
asserted by the PHY when the transmit and receive
medium are idle. Figure 7-2 depicts the behavior of
CRS during 10Base-T and 100Base-TX transmission.
TXD
Preamble
SFD
Data
EFD
Preamble
SFD
Data
ESD
J/K
SSD
T/R
10Base-T
100Base-TX
TXD
CRS
CRS
IDLE
IDLE
Figure 7-2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com