LAN89730 datasheet(5/218 Pages) MICROCHIP

5 / 218 page

 2013-2015 Microchip Technology Inc.

DS60001348A-page 5

LAN89730

1.0

INTRODUCTION

1.1

General Terms

Byte

8 bits

CSR

Control and Status Registers

DWORD

32 bits

FCT

FIFO Controller

FIFO

First In First Out buffer

Frame

In the context of this document, a frame refers to transfers on the Ethernet

interface.

FSM

Finite State Machine

GPIO

General Purpose I/O

HSIC

High-Speed Inter-Chip

Host

External system (includes processor, application software, etc.)

Level-Triggered Sticky Bit

This type of status bit is set whenever the condition that it represents is

asserted. The bit remains set until the condition is no longer true and the sta-

tus bit is cleared by writing a zero.

LFSR

Linear Feedback Shift Register

MAC

Media Access Controller

MII

Media Independent Interface

N/A

Not Applicable

Packet

In the context of this document, a packet refers to transfers on the USB inter-

face.

POR

Power on Reset

RESERVED

Refers to a reserved bit field or address. Unless otherwise noted, reserved

bits must always be zero for write operations. Unless otherwise noted, values

are not ensured when reading reserved bits. Unless otherwise noted, do not

read or write to reserved addresses.

SCSR

System Control and Status Register

SMI

Serial Management Interface

TLI

Transaction Layer Interface

URX

USB Bulk-Out Packet Receiver

UTX

USB Bulk-In Packet Transmitter

WORD

16 bits

ZLP

Zero Length USB Packet

LAN89730 Arkusz danych(PDF) 5 Page - Microchip Technology

LAN89730 Arkusz danych(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL