Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS8406-CSZ Arkusz danych(PDF) 27 Page - Cirrus Logic

Numer części CS8406-CSZ
Szczegółowy opis  192 kHz Digital Audio Interface Transmitter
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8406-CSZ Arkusz danych(HTML) 27 Page - Cirrus Logic

Back Button CS8406-CSZ Datasheet HTML 23Page - Cirrus Logic CS8406-CSZ Datasheet HTML 24Page - Cirrus Logic CS8406-CSZ Datasheet HTML 25Page - Cirrus Logic CS8406-CSZ Datasheet HTML 26Page - Cirrus Logic CS8406-CSZ Datasheet HTML 27Page - Cirrus Logic CS8406-CSZ Datasheet HTML 28Page - Cirrus Logic CS8406-CSZ Datasheet HTML 29Page - Cirrus Logic CS8406-CSZ Datasheet HTML 30Page - Cirrus Logic CS8406-CSZ Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 39 page
background image
DS580F6
27
CS8406
10.HARDWARE MODE
The CS8406 has a Hardware Mode that allows the use of the device without a microcontroller. Hardware Mode is
selected by connecting the H/S pin to VL. The flexibility of the CS8406 is necessarily limited in Hardware Mode.
Various pins change function as described in the Hardware Mode pin description section.
The Hardware Mode data flow is shown in Figure 13. Audio data is input through the serial audio input port and rout-
ed to the AES3 transmitter.
10.1 Channel Status, User and Validity Data
The transmitted channel status, user and validity data can be input in two methods, determined by the state
of the CEN pin. Mode A is selected when the CEN pin is low. In Mode A, the user bit data and the validity
bit are input through the U and V pins, clocked by both edges of ILRCK. The channel status data is derived
from the state of the COPY/C, ORIG, EMPH, and AUDIO pins. Table 2 shows how the COPY/C and ORIG
pins map to channel status bits. In Consumer Mode, the transmitted category code is set to General (00h).
Mode B is selected when the CEN pin is high. In Mode B, the channel status, user data bits and the validity
bit are input serially through the COPY/C, U and V pins. Data is clocked into these pins at both edges of
ILRCK. Figure 9 shows the timing requirements.
AES3
Encoder
&Tx
Serial
Audio
Input
C, U, V Data Buffer
ILRCK
ISCLK
TXP
COPY/C ORIG EMPH AUDIO
VL
H/S
Output
Clock
Source
OMCK
Power supply pins are omitted from this diagram.
Please refer to the Typical Connection Diagram for hook-up details.
SDIN
SFMT1 SFMT0
TXN
CEN
U
V
APMS
TCBL
TCBLD
RST
Figure 13. Hardware Mode Data Flow



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com