AM79C970 datasheet(22/168 Pages) AMD

22 / 168 page

P R E L I M I N A R Y

AMD

1-889

Am79C970

Bus Master DMA Transfers

There are four primary types of DMA transfers. The

PCnet-PCI controller uses non-burst as well as burst cy-

cles for read and write access to the main memory.

Basic Non-Burst Read Cycles

The PCnet-PCI controller uses non-burst read cycles to

access the initialization block and the receive and trans-

mit descriptor entries. Some of the read accesses to the

transmit buffer memory are also in non-burst mode. All

PCnet-PCI controller non-burst read accesses are of

the PCI command type Memory Read (type 6). Note that

during all non-burst read operations, the PCnet-PCI

controller will always activate all byte enables, even

though some byte lanes may not contain valid data as

indicated by a buffer pointer value. In such instances,

the PCnet-PCI controller will internally discard un-

needed bytes.

Figure 2 shows a typical non-burst read access. The

PCnet-PCI controller asserts

IRDY at clock 5 immedi-

ately after the address phase and starts sampling

DEVSEL. The target extends the cycle by asserting

DEVSEL not until clock 6. Additionally, the target inserts

one wait state by asserting its ready (

TRDY) at clock 8.

18220C-4

FRAME

CLK

IRDY

TRDY

DEVSEL

REQ

GNT

12345678

0000

PAR

DATA

DEVSEL is sampled by the PCnet-PCI controller.

ADDR

0110

Figure 2. Non-Burst Read Cycle With Wait States

AM79C970 Arkusz danych(PDF) 22 Page - Advanced Micro Devices

AM79C970 Arkusz danych(HTML) 22 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL