Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

WM8974 Arkusz danych(PDF) 47 Page - Wolfson Microelectronics plc

Numer części WM8974
Szczegółowy opis  MONO CODEC WITH SPEAKER DRIVER
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  WOLFSON [Wolfson Microelectronics plc]
Strona internetowa  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8974 Arkusz danych(HTML) 47 Page - Wolfson Microelectronics plc

Back Button WM8974 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8974 Datasheet HTML 51Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 63 page
background image
Product Preview
WM8974
w
PP Rev 1.1 September 2004
47
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
control
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Table 36 Sample Rate Control
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)
The WM8974 has an on-chip phase-locked loop (PLL) circuit that can be used to:
Generate master clocks for the WM8974 audio functions from another external clock, e.g. in
telecoms applications.
Generate and output (on pin CSB/GPIO) a clock for another part of the system that is derived from
an existing audio master clock.
Figure 25 shows the PLL and internal clocking arrangment on the WM8974.
The PLL can be enabled or disabled by the PLLEN register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1
Power
management 1
5
PLLEN
0
PLL enable
0=PLL off
1=PLL on
Table 37 PLLEN Control Bit
Figure 25 PLL and Clock Select Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com