Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

S4261PAS Arkusz danych(PDF) 13 Page - Summit Microelectronics, Inc.

Numer części S4261PAS
Szczegółowy opis  Dual Voltage Supervisory Circuit With Watchdog Timer
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  SUMMIT [Summit Microelectronics, Inc.]
Strona internetowa  http://www.summitmicro.com
Logo SUMMIT - Summit Microelectronics, Inc.

S4261PAS Arkusz danych(HTML) 13 Page - Summit Microelectronics, Inc.

Back Button S4261PAS Datasheet HTML 8Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 9Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 10Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 11Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 12Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 13Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 14Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 15Page - Summit Microelectronics, Inc. S4261PAS Datasheet HTML 16Page - Summit Microelectronics, Inc.  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
S4242/S42WD42/S4261/S42WD61
13
2025 6.0 4/17/00
Watchdog Timer Operation
The S42WD42/S42WD61 has a watchdog timer with a
nominal timeout period of 1.6 seconds. Whenever the
watchdog times out it will generate a reset output on both
RESET# and RESET. The watchdog timer will reset to t0
whenever the S42WD42/S42WD61 issues an ACKnowl-
edge. Therefore, the host system will need to issue a start
condition, followed by a valid address and command. It
can be a normal command as in the sequence of reading
or writing to the memory, or it can be a dummy command
issued solely for the purpose of resetting the watchdog
timer. Refer to Figure 17 for detailed sequence of opera-
tions.
The watchdog timer will be held in the reset state during
power-on while VCC is less than VTRIP. Once VCC exceeds
FIGURE 17. SEQUENCE ONE
FIGURE 18. SEQUENCE TWO
VTRIP, the watchdog will continue to be held in a reset state
for the duration of tPURST. After tPURST, the timer will be
released and begin counting.
If either reset input is asserted the watchdog timer will be
reset and remain in the reset condition until either tPURST
has expired or the reset input is released, whichever is
longer.
If the watchdog times out and no action is taken by the
host, the S42xxx will drive the reset outputs active for the
duration of tPURST at which point it will release the outputs
and begin the watchdog timer again. Refer to Figure 18 for
detailed sequence of operations.
S
T
A
R
T 1 0x
1 0
x
x
A
C
K
S
T
O
P
R
W
S
T
A
R
T 1 0x
1 0
x
x
A
C
K
S
T
O
P
R
W
SCL and SDA Idle
ACK response from S42xxx
Resets The Watchdog Timer
t < 1.6sec
S
T
A
R
T 1 0x
1 0
x
x
S
T
O
P
R
W
SCL and SDA Idle
t > 1.6sec
A
C
K
t0
t0
t0
tPURST
2025 T fig17 2.0
RESET#
2025 T fig18 2.0
RESET#
S
T
A
R
T 1 0x
1 0
x
x
A
C
K
S
T
O
P
R
W
A
C
K
SCL and SDA Idle
S
T
A
R
T 1 0x
1 0
x
x
S
T
O
P
R
W
SCL and SDA Idle
t > 1.6sec
Watchdog Timer t0
t0
t > 1.6sec
tPURST
t0
No Affect On tPURST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com