Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS5451 Arkusz danych(PDF) 11 Page - List of Unclassifed Manufacturers

Numer części CS5451
Szczegółowy opis  SIX CHANNEL DELTA SIGMA ANALOG TO DIGITAL CONVERTER
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ETC [List of Unclassifed Manufacturers]
Strona internetowa  
Logo ETC - List of Unclassifed Manufacturers

CS5451 Arkusz danych(HTML) 11 Page - List of Unclassifed Manufacturers

Back Button CS5451 Datasheet HTML 6Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 7Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 8Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 9Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 10Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 11Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 12Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 13Page - List of Unclassifed Manufacturers CS5451 Datasheet HTML 14Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 11 / 14 page
background image
CS5451
DS458PP4
11
3.
PIN DESCRIPTION
Clock Generator
XIN - Master Clock Input
Control Pins and Serial Data I/O
SE - Serial Port Enable
When SE is low, the output pins of the serial port are 3-stated.
SDO - Serial Port Output
Data will be at a rate determined by SCLK.
FSO - Frame Signal Output
Framing signal output for data transfer from SDO pin.
SCLK - Serial Clock Output
A clock signal on this pin determines the output rate of data for SDO pin. Rate of SCLK is determined
by XIN frequency and state of OWRS input pin.
RESET - Reset
When reset is taken low, all internal registers are set to their default states.
GAIN - Input Gain Control
Sets input gain for current channels. A logic high sets internal gain to 1, a logic low level sets the gain
to 20.
If no connection is made to this pin, it will default to logic low level (through internal 200K
resistor to DGND).
OWRS - Output Word Rate Select
When OWRS is set to logic low, the output word rate (OWR) at SDO pin is XIN/2048 (Hz). When set to
logic high, the OWR at SDO pin is XIN/1024 (Hz). If no connection is made to this pin, then OWRS will
default to logic low level (through internal 200K resistor to DGND).
2
3
4
1
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Serial Clock Output
SCLK
VD+
Digital Supply
Serial Data Output
SDO
DGND
Digital Ground
Frame Sync
FSO
CPD
Charge Pump Drive
Serial Port Enable
SE
XIN
Master Clock
Current Input Gain
GAIN
RESET
Reset
Analog Ground
AGND
OWRS
Output Word Rate Select
Reference Input
VREFIN
VIN1+
Differential Voltage Input 1
Reference Output VREFOUT
VIN1-
Differential Voltage Input 1
Positive Analog Supply
VA+
IIN1+
Differential Current Input 1
Negative Analog Supply
VA-
IIN1-
Differential Current Input 1
Differential Voltage Input 3
VIN3+
VIN2+
Differential Voltage Input 2
Differential Voltage Input 3
VIN3-
VIN2-
Differential Voltage Input 2
Differential Current Input 3
IIN3+
IIN2+
Differential Current Input 2
Differential Current Input 3
IIN3-
IIN2-
Differential Current Input 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com