STGAP1STR datasheet(60/67 Pages) STMICROELECTRONICS

60 / 67 page

Programming manual

STGAP1S

60/67

DocID027190 Rev 3

A description of the STATUS2 register bits is provided in Table 52.

9.2.9

TEST1 register (isolated side)

The TEST1 register has the structure of Table 53.

Setting an one check bit of the register enables the respective check mode.

Table 52. STATUS3 register description

Name

Bit

Fault

Latched

Force

“safe state”

Note

DT_ERR

Deadtime error flag.

This bit is forced high when a violation of

internal DT is detected.

Always

See details in Section 7.2

on page 26

SPI_ERR

SPI communication error flag.

It is forced high when the SPI

communication fails cause:

– Wrong CRC check.

– Wrong number of CK rising edges.

– Attempt to execute a not-allowed

command.

Attempt to read, write or reset at a not-

available address.

Always

REGERRL

voltage side.

It is forced high when: -

– Programming procedure is not correctly

performed.

– Isolated interface communication fails.

– An unexpected register value change

occurs in one of the remote registers.

It is latched at power-up/reset also.

Always

Yes

This flag is released

when a programming

procedure is correctly

performed also.

OVLOD

VDD overvoltage flag.

It is forced high when VDD is over

OVVDDoff threshold.

Always

Yes

UVLOD

VDD undervoltage flag.

It is forced high when VDD is below VDDon

threshold. It is latched at power-up/reset

also.

Always

Yes

Table 53. TEST1 register

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

GOFFCHK

GONCHK

DESCHK

SNSCHK

RCHK

Default/reset

STGAP1STR Arkusz danych(PDF) 60 Page - STMicroelectronics

STGAP1STR Arkusz danych(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Arkusz danych Pobierz

Link URL