STM8TL52X4 datasheet(56/84 Pages) STMICROELECTRONICS

56 / 84 page

Electrical parameters

STM8TL52x4 STM8TL53x4

56/84

DocID022344 Rev 7

9.3.8

I/O port pin characteristics

General characteristics

Subject to general operating conditions for VDD and TA unless otherwise specified. All

unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or

an external pull-up or pull-down resistor.

Figure 17. Typical pull-up resistance RPU vs. VDD with VIN=VSS

Table 31. I/O static characteristics (1)

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

VIL

Input low level voltage(2)

Standard I/Os

VSS0.3

0.3 x VDD

VIH

Input high level voltage(2)

Standard I/Os

0.70 x VDD

-VDD+0.3

Vhys

Schmitt trigger voltage hysteresis(3)

Standard I/Os

200

Ilkg

Input leakage current(4)

VSS VIN  VDD

VSS VIN  Vreg Rx,

Tx I/Os

RPU

Weak pull-up equivalent resistor(5)

VIN VSS



CIO(6)

I/O pin capacitance

1. VDD = 3.0 V, TA = 40 to 85 °C unless otherwise specified.

2. Data based on characterization results, not tested in production.

3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

4. The maximum value may be exceeded if negative current is injected on adjacent pins.

5. RPU pull-up equivalent resistor based on a resistive transistor (corresponding IPU current characteristics.

6. Data guaranteed by Design, not tested in production.

STM8TL52X4 Arkusz danych(PDF) 56 Page - STMicroelectronics

STM8TL52X4 Arkusz danych(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Arkusz danych Pobierz

Link URL