STM32L100RB datasheet(82/103 Pages) STMICROELECTRONICS

82 / 103 page

Electrical characteristics

STM32L100C6 STM32L100R8/RB

82/103

DocID024295 Rev 5

6.3.17

12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 53 are guaranteed by design.

Table 52. ADC clock frequency

Symbol Parameter

Conditions

Min

Max

Unit

fADC

ADC clock

frequency

Voltage

Range 1 &

2.4 V

≤VDDA ≤3.6 V

0.480

MHz

1.8 V

≤VDDA ≤2.4 V

Voltage Range 3

Table 53. ADC characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

Power supply

1.8

3.6

IVDDA(1)

Current on the VDDA input

Peak

1400

2150

µA

Average

1900

VAIN

Conversion voltage range

0(2)

-VDDA

12-bit sampling rate

Direct channels

Msps

Multiplexed channels

0.76

10-bit sampling rate

Direct channels

1.07

Msps

Multiplexed channels

0.8

8-bit sampling rate

Direct channels

1.23

Msps

Multiplexed channels

0.89

6-bit sampling rate

Direct channels

1.45

Msps

Multiplexed channels

Sampling time(3)

Direct channels

2.4 V

≤VDDA ≤3.6 V

0.25

µs

Multiplexed channels

2.4 V

≤VDDA ≤3.6 V

0.56

Direct channels

1.8 V

≤VDDA ≤2.4 V

0.56

Multiplexed channels

1.8 V

≤VDDA ≤2.4 V

384

1/fADC

tCONV

Total conversion time

(including sampling time)

fADC = 16 MHz

24.75

µs

4 to 384 (sampling

phase) +12 (successive

approximation)

1/fADC

CADC

Internal sample and hold

capacitor

Direct channels

Multiplexed channels

STM32L100RB Arkusz danych(PDF) 82 Page - STMicroelectronics

STM32L100RB Arkusz danych(HTML) 82 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL