Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD9886/PCB Arkusz danych(PDF) 9 Page - Analog Devices

Numer części AD9886/PCB
Szczegółowy opis  Analog Interface for Flat Panel Displays
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD9886/PCB Arkusz danych(HTML) 9 Page - Analog Devices

Back Button AD9886/PCB Datasheet HTML 5Page - Analog Devices AD9886/PCB Datasheet HTML 6Page - Analog Devices AD9886/PCB Datasheet HTML 7Page - Analog Devices AD9886/PCB Datasheet HTML 8Page - Analog Devices AD9886/PCB Datasheet HTML 9Page - Analog Devices AD9886/PCB Datasheet HTML 10Page - Analog Devices AD9886/PCB Datasheet HTML 11Page - Analog Devices AD9886/PCB Datasheet HTML 12Page - Analog Devices AD9886/PCB Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
REV. 0
AD9886
–9–
Power Supply
VD
Main Power Supply
These pins supply power to the main ele-
ments of the circuit. It should be as quiet and
filtered as possible.
VDD
Digital Output Power Supply
A large number of output pins (up to 52)
switching at high speed (up to 140 MHz)
generates a lot of power supply transients
(noise). These supply pins are identified
separately from the VD pins so special care
can be taken to minimize output noise trans-
ferred into the sensitive analog circuitry.
If the AD9886 is interfacing with lower-
voltage logic, VDD may be connected to a
lower supply voltage (as low as 2.5 V) for
compatibility.
PVD
Clock Generator Power Supply
The most sensitive portion of the AD9886 is
the clock generation circuitry. These pins
provide power to the clock PLL and help the
user design for optimal performance. The
designer should provide “quiet,” noise-free
power to these pins.
GND
Ground
The ground return for all circuitry on chip.
It is recommended that the AD9886 be
assembled on a single solid ground plane,
with careful attention to ground current paths.
Serial Port (Two-Wire)
SDA
Serial Port Data I/O
SCL
Serial Port Data Clock
A0
Serial Port Address Input 1
A1
Serial Port Address Input 2
For a full description of the 2-wire serial regis-
ter and how it works, refer to the Control
Register section.
SCAN Function
SCANIN
Data Input for SCAN Function
Data can be loaded serially into the 48-bit
SCAN register through this pin, clocking it in
with the SCANCLK pin. It then comes out of
the 48 data outputs in parallel. This function
is useful for loading known data into a graph-
ics controller chip for testing purposes.
SCANOUT
Data Output for SCAN Function
The data in the 48-bit SCAN register can be
read through this pin. Data is read on a FIFO
basis and is clocked via the SCANCLK pin.
SCANCLK
Data Clock for SCAN Function
This pin clocks the data through the SCAN
register. It controls both data input and
data output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com