M950X0-W datasheet(16/46 Pages) STMICROELECTRONICS

16 / 46 page

Instructions

M950x0-W M950x0-R M950x0-DF

16/46

DocID6512 Rev 13

Instructions

Each command is composed of bytes (MSBit transmitted first), initiated with the instruction

byte, as summarized in Table 4.

If an invalid instruction is sent (one not contained in Table 4), the device automatically enters

a Wait state until deselected.

Table 4. Instruction set

Instruction

Description

Instruction

format

WREN

Write Enable

0000 X110(1)

1. X = Don’t Care.

WRDI

Write Disable

0000 X100(1)

RDSR

Read Status Register

0000 X101(1)

WRSR

Write Status Register

0000 X001(1)

READ

Read from Memory Array

0000 A8011(2)

2. For M95040, A8 = 1 for the upper half of the memory array and 0 for the lower half, while for M95010 and

M95020, A8 is Don’t Care.

WRITE

Write to Memory Array

0000 A8010(2)

RDID(3)

3. Available only for the M95040-DF device.

Read Identification Page

1000 0011

WRID(3)

Write Identification Page

1000 0010

RDLS(3)

Reads the Identification Page lock status.

1000 0011

LID(3)

Locks the Identification page in read-only mode.

1000 0010

Table 5. Significant bits within the address byte(1)(2)

1. A: Significant address bit.

2. x: bit is Don’t Care.

Instructions

Bit b3 of the

instruction byte

Address byte

READ or WRITE

A8/x(3)

3. For M95040, A8 = 1 for the upper half of the memory array and 0 for the lower half, while for M95010 and

M95020, A8 is Don’t Care.

RDID or WRID

0000

RDLS or LID

10000000

M950X0-W Arkusz danych(PDF) 16 Page - STMicroelectronics

M950X0-W Arkusz danych(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Arkusz danych Pobierz

Link URL