Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

L9660 Arkusz danych(PDF) 10 Page - STMicroelectronics

Numer części L9660
Szczegółowy opis  Quad squib driver ASIC for safety application
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9660 Arkusz danych(HTML) 10 Page - STMicroelectronics

Back Button L9660 Datasheet HTML 6Page - STMicroelectronics L9660 Datasheet HTML 7Page - STMicroelectronics L9660 Datasheet HTML 8Page - STMicroelectronics L9660 Datasheet HTML 9Page - STMicroelectronics L9660 Datasheet HTML 10Page - STMicroelectronics L9660 Datasheet HTML 11Page - STMicroelectronics L9660 Datasheet HTML 12Page - STMicroelectronics L9660 Datasheet HTML 13Page - STMicroelectronics L9660 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 49 page
background image
Electrical specifications
L9660
10/49
DocID024714 Rev 2
2.4
Electrical characteristics
2.4.1
General
4.9 V
 V
DD  5.1 V; 7 V  VRESX  37 V; 7 V  VSDIAG  37 V; FEN1 = FEN2 = VDD;
R_REF = 10 k
, ±1 %, 100 PPM; -40 °C  T
A  +95 °C; unless other specified.
Table 6. General - DC electrical characteristics
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Osc
Internal oscillator
frequency
Tested with 10K, 1%, 100ppm Iref
resistor
4.75
-
5.25
MHz
VRST1
Internal voltage reset VDD
after de-glitch time (tPOR)
See Figure 6
VDD level for
L9660 to report reset
condition -deployment drivers are
disabled
4.0
-
4.5
V
VRST2
Internal voltage reset VDD
with no de-glitch time See
Figure 6
Guaranteed by design
2.1
-
3.0
V
tPOR
POR De-glitch timer
Timer for VRST1
5
-
25
µs
IDD
Input current VDD
No squib diagnostics. No deployment.
-
-
15
mA
Resistance measurement diagnostics
with no fault condition present.
--
17
Short to –0.3V on SQL; VRCM active
-
-
35
During deployment
-
-
15
RIREF_H
Resistance threshold IREF
-
-
-
60.0
k
RIREF_L
-2.0
-
-
k
VIH_RESETB
Input voltage threshold
RESETB
--
-
2.0
V
VIL_RESETB
-0.8
-
-
V
VHYS_RST
-
100
-
300
mV
VIH_TEST
Input voltage threshold
TEST
Guaranteed by design
-
3.2
-
V
ITESTPD
Input pull-down current TEST
-
1.0
-
2.5
mA
IAOUT_SHRT AOUT pin current limit
AOUT short to ground during squib
resistance diagnostics
--
20
mA
IRESETPU
Input pull-up current
RESETB
RESETB = VIH to GND
-10
-
-50
µA
IRESx
Quiescent current for
VRESx during HSS test
Current per pin during HSS test
excluding selected channel
-
-
10
µA
VIH
Input voltage threshold
(MOSI, SCLK, CS_D)
Input Logic = 1
-
-
2.0
V
VIL
Input Logic = 0
0.8
-
-
V
VHYST
Input hysteresis
(MOSI, SCLK, CS_D)
100
-
300
mV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com