Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

CS4399 Arkusz danych(PDF) 39 Page - Cirrus Logic

Numer części CS4399
Szczegółowy opis  130-dB, 32-Bit High-Performance DAC
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4399 Arkusz danych(HTML) 39 Page - Cirrus Logic

Back Button CS4399 Datasheet HTML 35Page - Cirrus Logic CS4399 Datasheet HTML 36Page - Cirrus Logic CS4399 Datasheet HTML 37Page - Cirrus Logic CS4399 Datasheet HTML 38Page - Cirrus Logic CS4399 Datasheet HTML 39Page - Cirrus Logic CS4399 Datasheet HTML 40Page - Cirrus Logic CS4399 Datasheet HTML 41Page - Cirrus Logic CS4399 Datasheet HTML 42Page - Cirrus Logic CS4399 Datasheet HTML 43Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 111 page
background image
DS1113F1
39
CS4399
4.8 Audio Serial Port (ASP)
4.8.6
Channel Location and Size
Each serial-port channel has a programmable location offset (xSP_RX_CHn). Channel location is programmable in single
SCLK period resolution. When set to the minimum location offset, the channel transmits or receives on the first SCLK
period of a new frame.
Channel size is programmable in byte resolution from 8 to 32 bits using xSP_RX_CHn_RES. Channel size and location
must not be programmed such that channel data extends beyond the frame boundary. Size and location must not be
programmed such that data from a given SCLK period is assigned to more than one channel. The example in Fig. 4-22
shows channel location and size.
Figure 4-22. Example Channel Location and Size
4.8.7
Frame Start Phase
The serial port can start a frame when xSP_LRCK/FSYNC is high or low, depending on xSP_STP. In typical TDM use
cases, a frame starts when FSYNC is high (xSP_STP = 1).
Table 4-7. Serial Port Clock Generation—Supported Configurations for 32-bits and 4 Channels
Frequency (MHz)
LRCK/FSYNC
Rate (kHz)
SCLKs per LRCK Frame
xSP_N[15:0] xSP_M[15:0]
xSP_LCPR + 1 xSP_LCPR[10:0]
22.5792
32.000
128
127
80
441
44.100
128
127
1
4
48.000
128
127
40
147
88.200
128
127
1
2
96.000
128
127
80
147
176.400
128
127
1
1
24.576
32.000
128
127
1
6
44.100
128
127
147
640
48.000
128
127
1
4
88.200
128
127
147
320
96.000
128
127
1
2
176.400
128
127
147
160
192.000
128
127
1
1
Slot 0
SCLK
Slot 1
Slot 30
Slot 31
0
247
248
255
70 7
07
0
First SCLK latching edge of a
new frame after frame sync
Traditional
‘Slot’
N
23 Ch. M MSB
Ch. M LSB
0
15 Ch. M MSB
Ch. M LSB 0
7 Ch. M MSB 0
Channel Size
= 00
Channel Size
= 01
Channel Size
= 10
Channel Location (xSP_RX_CHn) = N
TDM
Channel M Data
Don’t Care
7
31 Ch. M MSB
Ch. M LSB
0
Channel Size
= 11
Don’t Care
Don’t Care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com