WM8232 datasheet(60/141 Pages) CIRRUS

60 / 141 page

WM8232

Rev 4.6

Notes:

1. OP_DRV is valid when 0x0D[3] DRV_CTRL set to 0.When DRV_CTRL set to 1, OP_DRV is

invalid, and drivability of output pin can be configured individually by 0x0E~0x13 OP*_DRV and

OC*_DRV.

2. This must be set when flag is used.

LVDS Output Configuration

Figure 52 shows the procedure for LVDS Output Configuration.

LVDS format configuration: LVDS format can be configured by this register. See

“Output Data

Format

” section for details of each format.

Data output order configuration: Data output order can be set by this register. See

“LVDS Data

Output Order

” section for details of output order.

LVDS amplitude configuration: This is LVDS signal amplitude configuration. The LVDS amplitude is

configured using the LVDS_AMP register field. Selections in the range 50mV to 200mV are supported.

Note that the default code (110) should not be used.

LVDS VCM level configuration: This is LVDS common mode voltage configuration.

LVDS DCLK pattern configuration: This is DCLK output pattern configuration.

Output flag configuration: Flag type can be selected from start flag or cannel ID. See

“Trigger Data”

and

“Channel ID” section for details of output flag. When this is not used, flag data (S~S4) will be

always 0.

WM8232 Arkusz danych(PDF) 60 Page - Cirrus Logic