ACEX1 datasheet(38/86 Pages) ETC

38 / 86 page

Altera Corporation

ACEX 1K Programmable Logic Device Family Data Sheet

Tables 11 and 12 summarize the ClockLock and ClockBoost parameters

for -1 and -2 speed-grade devices, respectively.

Table 11. ClockLock & ClockBoost Parameters for -1 Speed-Grade Devices

Symbol

Parameter

Condition

Min

Typ

Max

Unit

Input rise time

Input fall time

5ns

tINDUTY

Input duty cycle

fCLK1

Input clock frequency (ClockBoost clock

multiplication factor equals 1)

180

MHz

fCLK2

Input clock frequency (ClockBoost clock

multiplication factor equals 2)

MHz

fCLKDEV

Input deviation from user specification in the

Altera software (1)

25,000

(2)

PPM

tINCLKSTB Input clock stability (measured between

adjacent clocks)

100

tLOCK

Time required for ClockLock or ClockBoost

to acquire lock (3)

µs

tJITTER

Jitter on ClockLock or ClockBoost-

generated clock (4)

tINCLKSTB <100

250 (4)

tINCLKSTB < 50

200 (4)

tOUTDUTY Duty cycle for ClockLock or ClockBoost-

generated clock

ACEX1 Arkusz danych(PDF) 38 Page - List of Unclassifed Manufacturers

ACEX1 Arkusz danych(HTML) 38 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Arkusz danych Pobierz

Link URL