Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ADAU1361BCPZ-R7 Arkusz danych(PDF) 54 Page - Analog Devices

Numer części ADAU1361BCPZ-R7
Szczegółowy opis  Audio Codec with Integrated PLL
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

ADAU1361BCPZ-R7 Arkusz danych(HTML) 54 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 50Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 51Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 52Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 53Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 54Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 55Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 56Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 57Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 58Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 81 page
background image
ADAU1361
Rev. C | Page 53 of 80
R9: Right Differential Input Volume Control, 16,399 (0x400F)
This register enables the differential path and sets the volume control for the right differential PGA input.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RDVOL[5:0]
RDMUTE
RDEN
Table 36. Right Differential Input Volume Control Register
Bits
Bit Name
Description
[7:2]
RDVOL[5:0]
Right channel differential PGA input volume control. The right differential input uses the RINP (positive signal)
and RINN (negative signal) pins. Each step corresponds to a 0.75 dB increase in gain. See Table 71 for a complete
list of the volume settings.
Setting
Volume
000000
−12 dB (default)
000001
−11.25 dB
010000
0 dB
111110
34.5 dB
111111
35.25 dB
1
RDMUTE
Right differential input mute control.
0 = mute (default).
1 = unmute.
0
RDEN
Right differential PGA enable. When enabled, the RINP and RINN pins are used as a full differential pair. When
disabled, these two pins are configured as two single-ended inputs with the signals routed around the PGA.
0 = disabled (default).
1 = enabled.
R10: Record Microphone Bias Control, 16,400 (0x4010)
This register controls the MICBIAS pin settings for biasing electret type analog microphones.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
MPERF
MBI
Reserved
MBIEN
Table 37. Record Microphone Bias Control Register
Bits
Bit Name
Description
3
MPERF
Microphone bias is enabled for high performance or normal operation. High performance operation sources
more current to the microphone.
0 = normal operation (default).
1 = high performance.
2
MBI
Microphone voltage bias as a fraction of AVDD.
0 = 0.90 × AVDD (default).
1 = 0.65 × AVDD.
0
MBIEN
Enables the MICBIAS output.
0 = disabled (default).
1 = enabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com