Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

WM8768GEDS/R Arkusz danych(PDF) 16 Page - Wolfson Microelectronics plc

Numer części WM8768GEDS/R
Szczegółowy opis  24-bit, 192kHz 8-Channel DAC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  WOLFSON [Wolfson Microelectronics plc]
Strona internetowa  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8768GEDS/R Arkusz danych(HTML) 16 Page - Wolfson Microelectronics plc

Back Button WM8768GEDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 19Page - Wolfson Microelectronics plc WM8768GEDS/R Datasheet HTML 20Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 38 page
background image
WM8768
Production Data
w
PD Rev 4.1 March 2005
16
DIGITAL AUDIO INTERFACE
MASTER AND SLAVE MODES
The audio interface operates in either Slave or Master mode, selectable using the MS control bit. In
both Master and Slave modes DIN1/2/3/4 are always inputs to the WM8768. The default is Slave
mode.
In Slave mode, LRCLK and BCLK are inputs to the WM8768 (Figure 11). DIN1/2/3/4 and LRCLK are
sampled by the WM8768 on the rising edge of BCLK.
By setting the control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3/4 and LRCLK
are sampled on the falling edge of BCLK .
BCLK
DIN1/2/3/4
LRCLK
WM8768
DAC
DSP/
DECODER
4
Figure 11 Slave Mode
In Master mode, LRCLK and BCLK are outputs from the WM8768 (Figure 12). LRCLK and BCLK are
generated by the WM8768. DIN1/2/3/4 are sampled by the WM8768 on the rising edge of BCLK so
the controller must output DAC data that changes on the falling edge of BCLK.
By setting control bit BCP the polarity of BCLK may be reversed so that DIN1/2/3/4 are sampled on
the falling edge of BCLK..
BCLK
DIN1/2/3/4
LRCLK
WM8768
DAC
DSP/
DECODER
4
Figure 12 Master Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com