Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

AD8375ACPZ-R7 Arkusz danych(PDF) 6 Page - Analog Devices

Numer części AD8375ACPZ-R7
Szczegółowy opis  Ultralow Distortion IF VGA
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  AD [Analog Devices]
Strona internetowa  http://www.analog.com
Logo AD - Analog Devices

AD8375ACPZ-R7 Arkusz danych(HTML) 6 Page - Analog Devices

Back Button AD8375ACPZ-R7 Datasheet HTML 2Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 3Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 4Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 5Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 6Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 7Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 8Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 9Page - Analog Devices AD8375ACPZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD8375
Data Sheet
Rev. B | Page 6 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VCOM
VIN+
VIN–
A4
A3
A2
VOUT+
VOUT–
VOUT+
VOUT–
COMM
VPOS
NOTES
1. THE EXPOSED PAD IS INTERNALLY CONNECTED TO GROUND.
SOLDER TO A LOW IMPEDANCE GROUND PLANE.
2
1
3
4
5
6
18
17
16
15
14
13
AD8375
TOP VIEW
(Not to Scale)
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VCOM
Common-Mode Pin. Typically bypassed to ground using external capacitor.
2
VIN+
Voltage Input Positive.
3
VIN−
Voltage Input Negative.
4
A4
MSB for the 5-Bit Gain Control Interface.
5
A3
MSB − 1 for the Gain Control Interface.
6
A2
MSB − 2 for the Gain Control Interface.
7
A1
LSB + 1 for the Gain Control Interface.
8
A0
LSB for the 5-Bit Gain Control Interface.
9, 10, 12, 13, 23
VPOS
Positive Supply Pins. Should be bypassed to ground using suitable bypass capacitor.
11, 14, 20, 21, 22, 24
COMM
Device Common (DC Ground).
15, 17
VOUT+
Positive Output Pins (Open Collector). Require dc bias of +5 V nominal.
16, 18
VOUT−
Negative Output Pins (Open Collector). Require dc bias of +5 V nominal.
19
PWUP
Chip Enable Pin. Enabled with a logic high and disabled with a logic low.
EPAD
Exposed Pad. The Exposed Pad is internally connected to ground. Solder to a low impedance
ground plane.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com