ADAU1361BCPZ-R7 datasheet(42/80 Pages) AD

42 / 80 page

ADAU1361

Data Sheet

Rev. D | Page 42 of 80

SERIAL DATA INPUT/OUTPUT PORTS

The flexible serial data input and output ports of the ADAU1361

can be set to accept or transmit data in 2-channel format or in a

4-channel TDM stream to interface to external ADCs or DACs.

Data is processed in twos complement, MSB first format. The

left channel data field always precedes the right channel data

field in 2-channel streams. In TDM mode, Slot 0 and Slot 1 are

in the first half of the audio frame, and Slot 2 and Slot 3 are in

the second half of the frame. The serial modes and the position

of the data in the frame are set in Register R15 to Register R18

(serial port and converter control registers, Address 0x4015 to

Address 0x4018).

If the PLL of the ADAU1361 is not used, the serial data clocks

must be synchronous with the ADAU1361 master clock input.

The LRCLK and BCLK pins are used to clock both the serial

input and output ports. The ADAU1361 can be set as the master

or the slave in a system. Because there is only one set of serial

data clocks, the input and output ports must always be both

master or both slave.

Address 0x4015 and Address 0x4016) allow control of clock

polarity and data input modes. The valid data formats are I2S,

left-justified, right-justified (24-/20-/18-/16-bit), and TDM. In

all modes except for the right-justified modes, the serial port

inputs an arbitrary number of bits up to a limit of 24. Extra bits

do not cause an error, but they are truncated internally.

The serial port can operate with an arbitrary number of BCLK

transitions in each LRCLK frame. The LRCLK in TDM mode

can be input to the ADAU1361 either as a 50% duty cycle clock

or as a bit-wide pulse.

When the LRCLK is set as a pulse, a 47 pF capacitor should be

connected between the LRCLK pin and ground (see Figure 56).

This capacitor is necessary in both master and slave modes to

properly align the LRCLK signal to the serial data stream.

47pF

LRCLK

ADAU1361

BCLK

Figure 56. LRCLK Capacitor Alignment, TDM Pulse Mode

In TDM mode, the ADAU1361 can be a master for fS up to

48 kHz. Table 24 lists the modes in which the serial output

port can function.

Table 24. Serial Output Port Master/Slave Mode Capabilities

2-Channel Modes (I2S, Left-

Justified, Right-Justified)

4-Channel TDM

48 kHz

Master and slave

96 kHz

Master and slave

Slave

Table 25 describes the proper configurations for standard audio

data formats.

Table 25. Data Format Configurations

Format

LRCLK Polarity (LRPOL)

LRCLK Mode

(LRMOD)

BCLK Polarity

(BPOL)

BCLK Cycles/Audio

Frame (BPF[2:0])

Data Delay from LRCLK

Edge (LRDEL[1:0])

I2S

(see Figure 57)

Frame begins on falling edge

50% duty cycle

Data changes

on falling edge

32 to 64

Delayed from LRCLK edge

by 1 BCLK

Left-Justified (see

Figure 58)

Frame begins on rising edge

50% duty cycle

Data changes

on falling edge

32 to 64

Aligned with LRCLK edge

Right-Justified

(see Figure 59)

Frame begins on rising edge

50% duty cycle

Data changes

on falling edge

32 to 64

Delayed from LRCLK edge

by 8 or 16 BCLKs

TDM with Clock

(see Figure 60)

Frame begins on falling edge

50% duty cycle

Data changes

on falling edge

64 to 128

Delayed from start of word

clock by 1 BCLK

TDM with Pulse

(see Figure 61)

Frame begins on rising edge

Pulse

Data changes

on falling edge

64 to 128

Delayed from start of word

clock by 1 BCLK

ADAU1361BCPZ-R7 Arkusz danych(PDF) 42 Page - Analog Devices

ADAU1361BCPZ-R7 Arkusz danych(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Arkusz danych Pobierz

Link URL