 |
Zakładka z wyszukiwarką danych komponentów |
|
|
Zakładka z wyszukiwarką danych komponentów |
|
TUSB5052 Arkusz danych(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB5052 Arkusz danych(HTML) 21 Page - Texas Instruments |
|
|
21 / 84 page  4–3 Once the code is loaded, the MCU sets SDW = 1. This switches the memory map to normal-mode, i.e. the 16K-RAM is mapped to code space, and the MCU starts executing from location 0000h. Once the switch is done, the MCU sets CONT = 1 (in the USBCTL register). This connects the device to the USB and results in normal USB device enumeration. 4.1.3 GLOBCTL: Global Control Register This register is used to control the MCU clock rate, power-down mode, and the CLKO frequency. 12/24 C1 C0 CLKOE RSTP RSV RSV RSV 7 6 5 4 32 10 R/W R/W R/W R/W R/W R/O R/O R/O BIT NAME RESET FUNCTION 2–0 RSV 00b Reserved = 0 3 RSTP 1 Reset-output polarity RSTP = 0 RSTO output is active low RSTP = 1 RSTO output is active high 4 CLKOE 0 0 = enable 1 = disable 6–5 C[1:0] 00b Output clock frequency selection 00 = Output clock = 48 MHz 01 = Output clock = 24 MHz 10 = Output clock = 12 MHz 11 = Output clock = 6 MHz 7 12/24 0 This bit selects a 12 MHz or 24 MHz clock for the MCU 12/24=0 12 MHz 12/24=1 24 MHz 4.2 Buffers + I/O RAM Map The address range from F800 to FFFF (2K bytes) is reserved for data buffers, setup packet, end-point descriptors block (EDB) and all I/O. There are 128 location reserved for MMR (memory mapped registers). Table 4–2 represents the XDATA space allocation and access restriction for the DMA, UBM and MCU. Table 4–2. XDATA Space DESCRIPTION ADDRESS RANGE UBM ACCESS DMA ACCESS MCU ACCESS Internal MMRs (memory mapped registers) FFFF ↑ FF80 No (Only EDB-0) No (Only data register and EDB-0) Yes EDB FF7F ↑ Only for Only for Yes EDB (end-point descriptors block) ↑ FF08 Only for EDB update Only for EDB update Yes FF07 Setup packet FF07 ↑ Yes No Yes Setu acket ↑ FF00 Yes No Yes FEFF Input end-point-0 buffer FEFF ↑ Yes Yes Yes In ut end oint 0 buffer ↑ FEF8 Yes Yes Yes FEF7 Output end-point-0 buffer FEF7 ↑ Yes Yes Yes Out ut end oint 0 buffer ↑ FEF0 Yes Yes Yes Data buffers FEEF ↑ F800 Yes Yes Yes |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Polish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
