MPC866P datasheet(40/92 Pages) FREESCALE

40 / 92 page

MPC866/859 Hardware Speciﬁcations

MOTOROLA

Bus Signal Timing

Table 12 shows the PCMCIA port timing for the MPC866/859.

Figure 30 shows the PCMCIA output port timing for the MPC866/859.

Figure 30. PCMCIA Output Port Timing

Figure 31 shows the PCMCIA output port timing for the MPC866/859.

Figure 31. PCMCIA Input Port Timing

Table 12. PCMCIA Port Timing

Num

Characteristic

33 MHz

40 MHz

50 MHz

66 MHz

Unit

Min

Max

Min

Max

Min

Max

Min

Max

P57

CLKOUT to OPx, valid (MAX = 0.00 x B1

+ 19.00)

—

19.00

—

19.00

—

19.00

—

19.00

P58

HRESET negated to OPx drive 1(MIN =

0.75 x B1 + 3.00)

1 OP2 and OP3 only.

25.70

—

21.70

—

18.00

—

14.40

—

P59

IP_Xx valid to CLKOUT rising edge (MIN

= 0.00 x B1 + 5.00)

5.00

—

5.00

—

5.00

—

5.00

—

P60

CLKOUT rising edge to IP_Xx invalid

(MIN = 0.00 x B1 + 1.00)

1.00

—

1.00

—

1.00

—

1.00

—

CLKOUT

HRESET

Output

Signals

OP2, OP3

P57

P58

CLKOUT

Input

Signals

P59

P60

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC866P Arkusz danych(PDF) 40 Page - Freescale Semiconductor, Inc

MPC866P Arkusz danych(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Arkusz danych Pobierz

Link URL