MPC866P datasheet(74/92 Pages) FREESCALE

74 / 92 page

MPC866/859 Hardware Speciﬁcations

MOTOROLA

FEC Electrical Characteristics

14.4

MII Serial Management Channel Timing (MII_MDIO,

MII_MDC)

Table 36 shows the timing for the MII serial management channel signal. The FEC functions correctly with

a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation.

Figure 77 shows the MII serial management channel timing diagram.

Figure 77. MII Serial Management Channel Timing Diagram

Table 36. MII Serial Management Channel Timing

Num

Characteristic

Min

Max

Unit

M10

MII_MDC falling edge to MII_MDIO output invalid (minimum

propagation delay)

0—

M11

MII_MDC falling edge to MII_MDIO output valid (maximum

propagation delay)

—25

M12

MII_MDIO (input) to MII_MDC rising edge setup

—

M13

MII_MDIO (input) to MII_MDC rising edge hold

—

M14

MII_MDC pulse width high

40%

60%

MII_MDC period

M15

MII_MDC pulse width low

40%

60%

MII_MDC period

M11

MII_MDC (output)

MII_MDIO (output)

M12

M13

MII_MDIO (input)

M10

M14

MM15

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC866P Arkusz danych(PDF) 74 Page - Freescale Semiconductor, Inc

MPC866P Arkusz danych(HTML) 74 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Arkusz danych Pobierz

Link URL