PSD813F1 datasheet(97/110 Pages) STMICROELECTRONICS

97 / 110 page

97/110

PSD813F1

Figure 51. Reset (RESET) Timing

Table 67. Reset (RESET) Timing (5V devices)

Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.

2. Warm reset aborts Flash memory Program or Erase cycles, and puts the device in READ Mode.

Table 68. Reset (RESET) Timing (3V devices)

Note: 1. Reset (RESET) does not reset Flash memory Program or Erase cycles.

2. tNLNH-PO is 10ms for devices manufactured before the rev.A.

Table 69. VSTBYON Timing (5V devices)

Table 70. VSTBYON Timing (3V devices)

Symbol

Parameter

Conditions

Min

Max

Unit

tNLNH

RESET Active Low Time 1

150

tNLNH–PO

Power On Reset Active Low Time

tOPR

RESET High to Operational Device

120

Symbol

Parameter

Conditions

Min

Max

Unit

tNLNH

RESET Active Low Time 1

300

tNLNH–PO

Power On Reset Active Low Time2

1ms

tOPR

RESET High to Operational Device

300

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

tBVBH

VSTBY Detection to VSTBYON Output High

(Note 1)

µs

tBXBL

VSTBY Off Detection to VSTBYON Output

Low

(Note 1)

µs

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

tBVBH

VSTBY Detection to VSTBYON Output High

(Note 1)

2.0

µs

tBXBL

VSTBY Off Detection to VSTBYON Output

Low

(Note 1)

2.0

µs

tNLNH-PO

tOPR

AI02866b

RESET

tNLNH

tNLNH-A

tOPR

VCC

CC(min)

Power-On Reset

Warm Reset

PSD813F1 Arkusz danych(PDF) 97 Page - STMicroelectronics

PSD813F1 Arkusz danych(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL