Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

CS7666 Arkusz danych(PDF) 21 Page - Cirrus Logic

Numer części CS7666
Szczegółowy opis  DIGITAL COLOR-SPACE PROCESSOR FOR CCD CAMERAS
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  CIRRUS [Cirrus Logic]
Strona internetowa  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS7666 Arkusz danych(HTML) 21 Page - Cirrus Logic

Back Button CS7666 Datasheet HTML 17Page - Cirrus Logic CS7666 Datasheet HTML 18Page - Cirrus Logic CS7666 Datasheet HTML 19Page - Cirrus Logic CS7666 Datasheet HTML 20Page - Cirrus Logic CS7666 Datasheet HTML 21Page - Cirrus Logic CS7666 Datasheet HTML 22Page - Cirrus Logic CS7666 Datasheet HTML 23Page - Cirrus Logic CS7666 Datasheet HTML 24Page - Cirrus Logic CS7666 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 42 page
background image
CS7666
DS302PP1
21
Master Reset Register (00h)
MR
Setting bit MR0 to logic high will initiate a CS7666 master reset equivalent to executing an ex-
ternal reset using the RESET pin. All registers will be placed in their default state, and the down-
load of any external EPROM present on the secondary I2C bus will be initiated. The bit is self-
cleared.
Status Register (01h)
EVNFLD
Logic high indicates even field of interline-transfer CCD. Logic low indicates odd field of inter-
line-transfer CCD. This bit provides a course means of synchronizing to the field rate.
NODEV
Logic high indicates that the addressed slave device on the secondary I2C bus did not respond.
I2CBUSY
Logic high indicates that the CS7666 secondary I2C master is busy accessing the addressed
slave device.
INITACT
Logic high indicates the CS7666 master is busy initializing registers from the external I2C
EPROM on the secondary I2C bus (if present).
HIZENB
Pin 63 status.
INTERP
Pin 54 status.
P4BYTE
Pin 1 status.
PIN I/O Control (02h)
PLLOUT
Logic high enables the PLL clock output to the CS7615 (pin 51). This pin was a NC on the
CS7665.
FIELDOUT
Logic high changes FIELD (pin 62) from an input to an output pin. Default is input.
UV_ENB
Logic high replaces FIELD with a U/V clock.
Digital Gain Register (03h)
DG[4:0]
Controls the digital gain applied to the Y (Luminance) signal after the RGB to YCrCb converter
block. The range of gains are from 0 to 31/8 in increments of 1/8. A gain of 0, indicates no bright-
ness.
76543210
res
res
res
res
res
res
res
MR
Reserved
W
76543210
res
P4BYTE
INTERP
HIZENB
INITACT
I2CBUSY
NODEV
EVNFLD
Reserved
RRRRRRR
76543210
res
res
res
res
res
UV_ENB
FIELDOUT
PLLOUT
Reserved
R/W
R/W
R/W
76543210
res
res
res
DG4
DG3
DG2
DG1
DG0
Reserved
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com