R7FA2L1AB2DFN datasheet(37/110 Pages) RENESAS

37 / 110 page

Independent watchdog timer reset

Software reset

Internal reset

tRESWT3

tRESWIW, tRESWIR

Figure 2.9

Reset input timing (2)

2.3.4

Wakeup Time

Table 2.21

Timing of recovery from low power modes (1)

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

Recovery

time from

Software

Standby

mode*1

High-

speed

mode

Crystal

resonator

connected to

main clock

oscillator

System clock

source is main

clock oscillator (20

MHz)*2

tSBYMC

—

Figure 2.10

External clock

input to main

clock

oscillator

System clock

source is main

clock oscillator (20

MHz)*3

tSBYEX

—

2.4

3.1

µs

System clock source is HOCO

(HOCO clock is 32 MHz)

tSBYHO

—

4.9

6.2

µs

System clock source is HOCO

(HOCO clock is 48 MHz)

tSBYHO

—

4.8

µs

System clock source is HOCO

(HOCO clock is 64 MHz)

tSBYHO

—

4.9

6.2

µs

System clock source is MOCO (8

MHz)

tSBYMO

—

µs

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is

determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

RA2L1 Datasheet

2. Electrical Characteristics

R01DS0385EJ0100 Rev.1.00

Aug 06, 2020

Page 37 of 110

R7FA2L1AB2DFN Arkusz danych(PDF) 37 Page - Renesas Technology Corp

R7FA2L1AB2DFN Arkusz danych(HTML) 37 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL