M34E02 datasheet(10/23 Pages) STMICROELECTRONICS

10 / 23 page

M34E02

10/23

Figure 9. Write Cycle Polling Flowchart using ACK

Minimizing System Delays by Polling On ACK

During the internal Write cycle, the device discon-

nects itself from the bus, and writes a copy of the

data from its internal latches to the memory cells.

The maximum Write time (tw) is shown in Table

12, but the typical time is shorter. To make use of

this, a polling sequence can be used by the bus

master.

The sequence, as shown in Figure 9, is:

– Initial condition: a Write cycle is in progress.

– Step 1: the bus master issues a Start condition

followed by a Device Select Code (the first byte

of the new instruction).

– Step 2: if the device is busy with the internal

Write cycle, no Ack will be returned and the bus

master goes back to Step 1. If the device has

terminated the internal Write cycle, it responds

with an Ack, indicating that the device is ready

to receive the second part of the instruction (the

first byte of this instruction having been sent

during Step 1).

WRITE Cycle

in Progress

AI01847C

Operation is

Addressing the

Memory

START Condition

DEVICE SELECT

with RW = 0

ACK

Returned

YES

ReSTART

STOP

DATA for the

WRITE Operation

DEVICE SELECT

with RW = 1

Send Address

and Receive ACK

First byte of instruction

with RW = 0 already

decoded by the device

YES

START

Condition

Continue the

WRITE Operation

Continue the

Random READ Operation

M34E02 Arkusz danych(PDF) 10 Page - STMicroelectronics

M34E02 Arkusz danych(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Arkusz danych Pobierz

Link URL