| Zakładka z wyszukiwarką danych komponentów |
|
MPC9850 Arkusz danych(PDF) 6 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC9850 Arkusz danych(HTML) 6 Page - Freescale Semiconductor, Inc |
|
6 / 12 page ![]() Advanced Clock Drivers Devices 6 Freescale Semiconductor MPC9850 Table 8. LVDS DC Characteristics (TA = –40°C to 85°C) Symbol Characteristics Min Typ Max Unit Condition Differential LVDS Clock Outputs (QC0, QC0 and QC1, QC1) for VDD = 3.3 V ± 5% VPP Output Differential Voltage(1) (peak-to-peak) (LVDS) 1. VPP is the minimum differential input voltage swing required to maintain AC characteristics including tPD and device-to-device skew. 100 400 mV VOS Output Offset Voltage (LVDS) 1050 1600 mV Table 9. LVPECL DC Characteristics (TA = –40°C to 85°C)(1) 1. AC characteristics are design targets and pending characterization. Symbol Characteristics Min Typ Max Unit Condition Differential LVPECL Clock Inputs (CLK1, CLK1) for VDD = 3.3 V ± 0.5% VPP Differential Voltage(2) (peak-to-peak) (LVPECL) 2. VPP is the minimum differential input voltage swing required to maintain AC characteristics including tPD and device-to-device skew. 250 mV VCMR Differential Input Crosspoint Voltage(3) (LVPECL) 3. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR (AC) range and the input swing lies within the VPP (AC) specification. Violation of VCMR (AC) or VPP (AC) impacts the device propagation delay, device and part-to-part skew. 1.0 VDD – 0.6 V Table 10. LVCMOS I/O DC Characteristics (TA = –40°C to 85°C) Symbol Characteristics Min Typ Max Unit Condition LVCMOS for VDD = 3.3 V ± 5% VIH Input High Voltage 2.0 VDD + 0.3 V LVCMOS VIL Input Low Voltage 0.8 V LVCMOS IIN Input Current(1) 1. Inputs have pull-down resistors affecting the input current. ± 200 µAVIN = VDDL or GND LVCMOS for VDD = 3.3 V ±5%, VDDOA = 3.3 V ± 5 and VDDOB = 3.3 V ± 5% VOH Output High Voltage 2.4 V IOH = –24 mA VOL Output Low Voltage 0.5 V IOL = 24 mA ZOUT Output Impedance 14 – 17 Ω LVCMOS for VDD = 3.3 V ±5%, VDDOA = 2.5 V ± 5% and VDDOB= 2.5 V ± 5% VOH Output High Voltage 1.9 V IOH = –15 mA VOL Output Low Voltage 0.4 V IOL = 15 mA ZOUT Output Impedance 18 – 22 Ω |
|
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |