Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

ICS873033AMLF Arkusz danych(PDF) 10 Page - Integrated Circuit Systems

Numer części ICS873033AMLF
Szczegółowy opis  HIGH SPEED, 첨4 DIFFERENTIAL-TO- 3.3V, 5V LVPECL/ECL CLOCK GENERATOR
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ICST [Integrated Circuit Systems]
Strona internetowa  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS873033AMLF Arkusz danych(HTML) 10 Page - Integrated Circuit Systems

Back Button ICS873033AMLF Datasheet HTML 6Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 7Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 8Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 9Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 10Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 11Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 12Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 13Page - Integrated Circuit Systems ICS873033AMLF Datasheet HTML 14Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
873033AM
www.icst.com/products/hiperclocks.html
REV. A OCTOBER 19, 2005
10
Integrated
Circuit
Systems, Inc.
ICS873033
HIGH SPEED, ÷4 DIFFERENTIAL-TO-
3.3V, 5V LVPECL/ECL CLOCK GENERATOR
V
CC - 2V
50
Ω
50
Ω
RTT
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
Ω
125
Ω
84
Ω
84
Ω
Z
o = 50Ω
Z
o = 50Ω
FOUT
FIN
The clock layout topology shown below is a typical termina-
tion for LVPECL outputs. The two different layouts mentioned
are recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that gen-
erate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must
be used for functionality. These outputs are designed to drive
50
Ω transmission lines. Matched impedance techniques
should be used to maximize operating frequency and mini-
mize signal distortion. Figures 5A and 5B show two different
layouts which are recommended only as guidelines. Other
suitable clock layouts may exist and it would be recommended
that the board designers simulate to guarantee compatibility
across all printed circuit and clock component process varia-
tions.
TERMINATION FOR 3.3V LVPECL OUTPUTS
FIGURE 5B. LVPECL OUTPUT TERMINATION
FIGURE 5A. LVPECL OUTPUT TERMINATION
TERMINATION FOR 5V LVPECL OUTPUT
This section shows examples of 5V LVPECL output termina-
tion. Figure 6A shows standard termination for 5V LVPECL.
The termination requires matched load of 50
Ω resistors pull
down to V
CC - 2V = 3V at the receiver. Figure 6B shows Thevenin
Zo = 50 Ohm
R2
50
Zo = 50 Ohm
5V
3V
PECL
+
-
R1
50
5V
PECL
R4
84
5V
Zo = 50 Ohm
R3
84
R2
125
5V
PECL
PECL
+
-
Zo = 50 Ohm
R1
125
FIGURE 6A. STANDARD 5V PECL OUTPUT TERMINATION
FIGURE 6B. 5V PECL OUTPUT TERMINATION EXAMPLE
equivalence of Figure 6A. In actual application where the 3V
DC power supply is not available, this approached is nor-
mally used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com