ADPA7005CHIP datasheet(20/23 Pages) AD

20 / 23 page

ADPA7005CHIP

Data Sheet

Rev. 0 | Page 20 of 23

Figure 59. IDD vs. RF Input Power (PIN), VDD = 5 V, Frequency = 32 GHz for

Constant Drain Current Bias and Constant Gate Voltage Bias

Figure 60. POUT vs. PIN, VDD = 5 V, Frequency = 32 GHz, Constant Drain

Current Bias and Constant Gate Voltage Bias

Figure 61. PAE vs. PIN, VDD = 5 V, Frequency = 32 GHz, Constant Drain

Current Bias and Constant Gate Voltage Bias

Figure 62. Output P1dB vs. PIN, VDD = 5 V, Frequency = 32 GHz, Constant

Drain Current Bias and Constant Gate Voltage Bias

2000

1000

1200

1500

1600

1800

1900

1400

1100

1300

1700

–6

–4

–2

PIN (dBm)

CONSTANT GATE VOLTAGE BIAS

CONSTANT DRAIN CURRENT BIAS

–6

–4

–2

PIN (dBm)

CONSTANT GATE VOLTAGE BIAS

CONSTANT DRAIN CURRENT BIAS

–6

–4

–2

PIN (dBm)

CONSTANT GATE VOLTAGE BIAS

CONSTANT DRAIN CURRENT BIAS

PIN (dBm)

CONSTANT GATE VOLTAGE BIAS

CONSTANT DRAIN CURRENT BIAS

ADPA7005CHIP Arkusz danych(PDF) 20 Page - Analog Devices

ADPA7005CHIP Arkusz danych(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Arkusz danych Pobierz

Link URL