ADE1201 datasheet(33/40 Pages) AD

33 / 40 page

Data Sheet

ADE1201

Rev. 0 | Page 33 of 40

Bits

Bit Name

Description

Reset

Access

[2:1]

DECRATE

Decimation Rate. The decimation rate used when decimation is enabled.

0x0

R/W

0: decimation filter is bypassed.

1: decimation rate equals 2.

10: decimation rate equals 4.

11: decimation rate equals 8.

DECIMATE

Enable Decimation. If this bit is set, the ADC data is decimated according to the

DECRATE bit field setting. The decimated samples can be read back from the

ADCDEC register.

0x0

R/W

BINARY CHANNEL THRESHOLD LEVEL REGISTER

Address: 0x003, Reset: 0x5AAA, Name: BIN_THR

Binary channel high and low threshold values.

Table 21. Bit Descriptions for BIN_THR

Bits

Bit Name

Description

Reset

Access

[15:8]

BIN_LO_THR

Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset.

0x5A

R/W

[7:0]

BIN_HI_THR

High Threshold Level. If the ADC is > high threshold, the comparator output is set.

0xAA

R/W

WARNA1 CHANNEL THRESHOLD LEVEL REGISTER

Address: 0x004, Reset: 0xCCCC, Name: WARNA_THR

Warning A high and low threshold values.

Table 22. Bit Descriptions for WARNA_THR

Bits

Bit Name

Description

Reset

Access

[15:8]

WARNA_LO_THR

Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset.

0xCC

R/W

[7:0]

WARNA_HI_THR

High Threshold Level. If the ADC is > high threshold, the comparator output is set.

0xCC

R/W

WARNB1 CHANNEL THRESHOLD LEVEL REGISTER

Address: 0x005, Reset: 0x5A88, Name: WARNB_THR

Warning B high and low threshold values.

Table 23. Bit Descriptions for WARNB_THR

Bits

Bit Name

Description

Reset

Access

[15:8]

WARNB_LO_THR

Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset.

0x5A

R/W

[7:0]

WARNB_HI_THR

High Threshold Level. If the ADC is > high threshold, the comparator output is set.

0x88

R/W

WARNC1 CHANNEL THRESHOLD LEVEL REGISTER

Address: 0x006, Reset: 0x2D2D, Name: WARNC_THR

Warning C high and low threshold values.

Table 24. Bit Descriptions for WARNC_THR

Bits

Bit Name

Description

Reset

Access

[15:8]

WARNC_LO_THR

Low Threshold Level. If the ADC is ≤ low threshold, the comparator output is reset.

0x2D

R/W

[7:0]

WARNC_HI_THR

High Threshold Level. If the ADC is > high threshold, the comparator output is set.

0x2D

R/W

ADE1201 Arkusz danych(PDF) 33 Page - Analog Devices

ADE1201 Arkusz danych(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Arkusz danych Pobierz

Link URL