34AA02_V01 datasheet(4/40 Pages) MICROCHIP

4 / 40 page

34AA02/34LC02

DS20002029G-page 4

 2007-2022 Microchip Technology Inc. and its subsidiaries

TABLE 1-2:

AC SPECIFICATIONS

AC CHARACTERISTICS

Electrical Characteristics:

Industrial (I): TA = -40°C to +85°C

Extended (E): TA = -40°C to +125°C

Param.

No.

Symbol

Characteristic

Min.

Max.

Units

Conditions

1FCLK

Clock Frequency

—

100

kHz

1.7V

 VCC < 1.8V

—

400

kHz

1.8V

 VCC  5.5V

—

1000

kHz

2.5V

 VCC  5.5V (34LC02)

2THIGH

Clock High Time

4000

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

500

—

2.5V

 VCC  5.5V (34LC02)

3TLOW

Clock Low Time

4700

—

1.7V

 VCC < 1.8V

1300

—

1.8V

 VCC  5.5V

500

—

2.5V

 VCC  5.5V (34LC02)

4TR

SDA and SCL Rise Time

—

1000

1.7V

 VCC < 1.8V (Note 1)

—

300

1.8V

 VCC  5.5V (Note 1)

—

300

2.5V

 VCC  5.5V (34LC02)

(Note 1)

5TF

SDA and SCL Fall Time

—

1000

1.7V

 VCC < 1.8V (Note 1)

—

300

1.8V

 VCC  5.5V (Note 1)

—

300

2.5V

 VCC  5.5V (34LC02)

(Note 1)

Thd:sta

Start Condition Hold Time

4000

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

250

—

2.5V

 VCC  5.5V (34LC02)

7TSU:STA

Start Condition Setup Time

4700

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

250

—

2.5V

 VCC  5.5V (34LC02)

8THD:DAT

Data Input Hold Time

—

Note 2

9TSU:DAT

Data Input Setup Time

250

—

1.7V

 VCC < 1.8V

100

—

1.8V

 VCC  5.5V

100

—

2.5V

 VCC  5.5V (34LC02)

TSU:STO

Stop Condition Setup Time

4000

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

250

—

2.5V

 VCC  5.5V (34LC02)

TSU:WP

WP Setup Time

4000

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

600

—

2.5V

 VCC  5.5V (34LC02)

THD:WP

WP Hold Time

4700

—

1.7V

 VCC < 1.8V

600

—

1.8V

 VCC  5.5V

600

—

2.5V

 VCC  5.5V (34LC02)

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region

(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved

noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization.

34AA02 Arkusz danych(PDF) 4 Page - Microchip Technology

34AA02 Arkusz danych(HTML) 4 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Arkusz danych Pobierz

Link URL