MPFS250T datasheet(43/128 Pages) MICROCHIP

43 / 128 page

Conditions

Units

Max

Typ

Min

Symbol

Parameter

VIN = 0, f = 1.0 M-

Input capaci-

tance

Capacitive load

for each bus line

PCLK

TI2CL

Low period of S-

CL clock

cycles

PCLK

TI2CH

High period of

SCL clock

cycles

PCLK

Tsu(start)

Setup time for a

repeated START

condition

cycles

PCLK

Th(start)

Hold time for a

repeated START

cycles

condition (after

this period, the

first clock pulse

is generated)

PCLK

Tsu(data)

Data setup time

cycles

PCLK

Th(data)

Data input hold

time

cycles

PCLK

Tod(data)

Data output de-

lay time

cycles

PCLK

Tsu(stop)

Setup time for

STOP condition

cycles

PCLK

Tbuf

Bus free time

between a STOP

cycles

and START condi-

tion

6.1.13

Watchdog Timer

The following table describes the watchdog timer (WDT).

Table 54 • Watchdog timer

Units

Max

Min

Symbol

Parameter

MHz

250

FWDTCLK

Watchdog timer input

clock frequency

6.1.14

Timers

The following table describes the timers.

Microsemi Proprietary and Confidential. DS0147 Revision 1.0

AC Switching Characteristics

MPFS250T Arkusz danych(PDF) 43 Page - Microchip Technology

MPFS250T Arkusz danych(HTML) 43 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL