Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

HC05V7GRS/D Arkusz danych(PDF) 46 Page - NXP Semiconductors

Numer części HC05V7GRS/D
Szczegółowy opis  Low cost, HC05 Core
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  NXP [NXP Semiconductors]
Strona internetowa  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC05V7GRS/D Arkusz danych(HTML) 46 Page - NXP Semiconductors

Back Button HC05V7GRS/D Datasheet HTML 42Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 43Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 44Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 45Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 46Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 47Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 48Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 49Page - NXP Semiconductors HC05V7GRS/D Datasheet HTML 50Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 170 page
background image
SECTION 5: INTERRUPTS
Page 32
MC68HC05V7 Specification Rev. 1.0
5.2
RESET INTERRUPT SEQUENCE
The RESET function is not in the strictest sense an interrupt; however, it is acted upon in a
similar manner, as shown in Figure 5-1. A low level input on the RESET pin or internally
generated RST signal causes the program to vector to its starting address which is
specified by the contents of memory locations $3FFE and $3FFF. The I-bit in the condition
code register is also set. The MCU is configured to a known state during this type of reset
as described in SECTION 6 RESETS.
5.3
SOFTWARE INTERRUPT (SWI)
The SWI is an executable instruction and a non-maskable interrupt since it is executed
regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupts enabled), the
SWI instruction executes after interrupts that were pending before the SWI was fetched, or
before interrupts generated after the SWI was fetched. The interrupt service routine
address is specified by the contents of memory locations $3FFC and $3FFD.
5.4
HARDWARE INTERRUPTS
All hardware interrupts except RESET are maskable by the I-bit in the CCR. If the I-bit is
set, all hardware interrupts (internal and external) are disabled. Clearing the I-bit enables
the hardware interrupts. There are two types of hardware interrupts which are explained in
the following sections.
5.5
EXTERNAL INTERRUPT (IRQ)
The IRQ pin provides an asynchronous interrupt to the CPU. A block diagram of the IRQ
function is shown in Figure 5-2.
NOTE:
The BIH and BIL instructions will only apply to the level on the IRQ pin
itself, and not to the output of the logic OR function with the Port A and
Port C IRQ interrupts. The state of the individual Port A and Port C pins
can be checked by reading the appropriate Port A and Port C pins as
inputs.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com