HC05V7GRSSLASHD datasheet(115/170 Pages) NXP

115 / 170 page

SECTION 15: MESSAGE DATA LINK CONTROLLER

Page 101

MC68HC05V7 Specification Rev. 1.0

Attempts to send a zero byte message body length (value of $00 written to MTCR) will also

prevent the MDLC from transmitting that message.

Writing a value within the valid range to this register will initiate a transmission regardless

of whether any new data has been loaded into the Tx Buffer. Failure to supply new data

before this register is written to will result in the MDLC transmitting whatever data happens

to be in the Tx Buffer at the time of the write.

Do not write to this register while the TXAB bit in the MCR register is set.

This register will be automatically cleared at the end of any transmission, whether it was

successful, unsuccessful or aborted.

15.2.5

MDLC RX STATUS REGISTER (MRSR) $11

This register reports the status of the MDLC receiver, including the Rx Buffer.

All bits may be read in all modes of MCU operation.

Bits 4, 5, 6, and 7 will always read as zeros and can never be written to.

Bits 0, 1, 2, and 3 can be written to in all modes of MCU operation.

15.2.5.1

RC0,1,2,3 - Receive Count

These bits reflect the number of bytes of the message body in the Rx Buffer available to

the CPU. As a message is being received, the data is placed into successive locations of

one of the two Rx Buffers. The Rx Buffer being filled is not visible to the programmer.

A running count of the number of bytes received is kept internally. The maximum count is

11 bytes. The CRC is not placed in the Rx Buffer and is not counted in the final indicated

message length.

Once the message has been received error-free, the Rx Buffer is placed into the MCU’s

memory map, the MRSR is updated with the count of the number of data bytes received, a

CPU interrupt request is generated if the Interrupt Enable (IE) bit is set and the Rx Message

Successful (RXMS) bit will be set in the MSR.

When the programmer has finished analyzing the received message, a write to this register

will signal to the MDLC that the programmer no longer needs the contents of the Rx Buffer.

Figure 15-6:

MDLC Rx Status Register (MRSR)

Bit 0

Bit 1

Bit 2

Bit 3

Bit 4

Bit 5

Bit 6

Bit 7

RC1

RC0

RC2

RC3

RESET

00000000

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC05V7GRS/D Arkusz danych(PDF) 115 Page - NXP Semiconductors

HC05V7GRS/D Arkusz danych(HTML) 115 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL