MAS9560 datasheet(22/25 Pages) MAS

22 / 25 page

22 (25)

DA9560.001

20 January, 2005

Right AUX Gain Register 0x09

R/W

0x09[7:5]

Unused

ARV[4:0] Right AUX pre-amplifier gain

ARV

0x09[4:0]

R/W

00000

00001

...

10101...11111

Mute

-20 dB

in steps of 2 dB

20 dB

AIN Gain Register

0x0A

R/W

0x0A[7:5]

Unused

AIV[4:0] AIN pre-amplifier gain

AIV

0x0A[4:0]

R/W

00000

00001

...

10101...11111

Mute

-20 dB

in steps of 2 dB

20 dB

Note: Unused register bit values are undefined.

I2C BUS TIMING

LSVDD = VBAT = 3.6V, EPVDD = HPVDD = VLDO = 2.86V (LDO-mode), -40

°C ≤ TA ≤ +85°C, typical

values at TA = +27°C, unless otherwise noted

Parameter

Pin Name Conditions

Min

Nom

Max

Unit

Input Low Voltage

SCLK,

SDI

tbd

IOVDD

Input High Voltage

SCLK,

SDI

tbd

IOVDD

Start Condition Setup

Time

SCLK,

SDI

tbd

Stop Condition Setup

Time

SCLK,

SDI

tbd

Data Setup Time before

clock rising edge

SCLK,

SDI

tbd

Data Hold Time after

clock falling edge

SCLK,

SDI

tbd

Clock Low Pulse Time

SCLK

tbd

Clock High Pulse Time

SCLK

tbd

Bus Frequency

SCLK

tbd

MHz

Data Output Low Voltage

SCLK,

SDI

ILOAD = 3

tbd

Data Output High

Leakage Current

SCLK,

SDI

VSDI = 5 V

tbd

µA

Data Output Hold Time

after clock falling edge

SCLK,

SDI

tbd

Data Output Setup Time

before clock rising edge

SCLK,

SDI

fI2C = 1MHz

tbd

MAS9560 Arkusz danych(PDF) 22 Page - Micro Analog systems

MAS9560 Arkusz danych(HTML) 22 Page - Micro Analog systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

Arkusz danych Pobierz

Link URL