Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

ES9822PRO Arkusz danych(PDF) 121 Page - ESS Technology,Inc

Numer części ES9822PRO
Szczegółowy opis  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  ESS [ESS Technology,Inc]
Strona internetowa  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9822PRO Arkusz danych(HTML) 121 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 117Page - ESS Technology,Inc ES9822PRO Datasheet HTML 118Page - ESS Technology,Inc ES9822PRO Datasheet HTML 119Page - ESS Technology,Inc ES9822PRO Datasheet HTML 120Page - ESS Technology,Inc ES9822PRO Datasheet HTML 121Page - ESS Technology,Inc ES9822PRO Datasheet HTML 122Page - ESS Technology,Inc ES9822PRO Datasheet HTML 123Page - ESS Technology,Inc ES9822PRO Datasheet HTML 124Page - ESS Technology,Inc ES9822PRO Datasheet HTML 125Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 126 page
background image
0.3
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
121
ES9822 PRO Product Datasheet
TDM Master
FS=48kHz, 2 Channel, MCLK=49.152MHz
w 0x48 193 0x01; //SEL_SYSCLK_IN = 00 (XTAL), EN_ANA_CLKIN = 1
//w 0x48 193 0x05; //SEL_SYSCLK_IN = 10 (ACLK), EN_ANA_CLKIN = 1
w 0x48 194 0x01; //SEL_CLK_DIV = 1/2 (for 49.152/45.1584MHz, this sets ADC clock rate, must be 22
or 24MHz)
w 0 0x40;
//OUTPUT_SEL = 10 (TDM)
w 1 0x33;
//ENABLE_ADC_CH and ENABLE_DATA_IN_CH
w 2 0x07;
//SELECT_ADC_NUM = 7 for 48k/44.1k, 3 for 96k, 1 for 192k
w 3 0x01;
//SELECT_IADC_NUM = 1, should match SEL_CLK_DIV
w 8 0x07;
//MASTER_BCK_DIV1 = 0, MASTER_MODE_ENABLE = 1
w 9 0x07;
//SELECT_I2S_TDM_NUM = 7 for 48k/44.1k, 3 for 96k, 1 for 192k (must match Reg 2)
w 10 0x03;
//TDMLJ format: TDM_LJ = 1, TDM_VALID_EDGE = 0, ENABLE_TDM_CLK = 1
//w 10 0x05;
//TDMI2S format: TDM_LJ = 0, TDM_VALID_EDGE = 1, ENABLE_TDM_CLK = 1
w 11 0x01;
//TDM_CH_NUM = 1 (# of channels = 1 + TDM_CH_NUM)
w 12 0x00;
//TDM_LINE_SEL_CH1: 00 (GPIO3),
TDM_SLOT_SEL_CH1: 0 (slot 0)
w 13 0x01;
//TDM_LINE_SEL_CH2: 00 (GPIO3),
TDM_SLOT_SEL_CH2: 1 (slot 1)
w 23 0x0A;
//FS_PHASE = 10
w 33 0x95;
//TDMLJ format: SYNC_POSEDGE_FRAME = 1
//w 33 0x15;
//TDMI2S format: SYNC_POSEDGE_FRAME = 0
//GPIO enabling
w 74 0x22;
//GPIO1_CFG and GPIO2_CFG set to AUX output (clocks out)
w 75 0x02;
//GPIO3_CFG set to AUX output (data out)
w 86 0x03;
//GPIO1_SDB and GPIO2_SDB input enabled
w 88 0x07;
//GPIO1_OE and GPIO2_OE and GPIO3_OE output enabled
//ADC CONFIG
w 63 0xBB; //adc ch1a config
w 64 0x38;
w 65 0xBB; //adc ch2a config
w 66 0x38;
w 67 0xBB; //adc ch1b config
w 68 0x38;
w 69 0xBB; //adc ch2b config
w 70 0x38;
w 71 0xFF; //set common mode to 3
//ADC filter and datapath registers
w 113 0x98; //ADC1A_FILTER_SHAPE = Minimum phase slow roll off



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com