P83CE558 datasheet(39/72 Pages) PHILIPS

39 / 72 page

Philips Semiconductors

Preliminary specification

P83CE558/P80CE558/P89CE558

Single-chip 8-bit microcontroller

1996 Aug 06

Figure 36. Interrupt enable register (IEN1).

IEN1 (E8H)

ET2

ECM2

ECM1

ECM0

ECT3

ECT2

ECT1

ECT0

Table 34.

Description of IEN1 bits

SYMBOL

BIT

FUNCTION

ET2

IEN1.7

Enable T2 overflow interrupt(s)

ECM2

IEN1.6

Enable T2 comparator 2 interrupt

ECM1

IEN1.5

Enable T2 comparator 1 interrupt

ECM0

IEN1.4

Enable T2 comparator 0 interrupt

ECT3

IEN1.3

Enable T2 capture register 3 interrupt

ECT2

IEN1.2

Enable T2 capture register 2 interrupt

ECT1

IEN1.1

Enable T2 capture register 1 interrupt

ECT0

IEN1.0

Enable T2 capture register 0 interrupt

If the enable bit is 0, then the interrupt is disabled, if the enable bit is 1, then the interrupt is enabled.

Figure 37. Interrupt priority register (IP0).

IP0 (B8H)

–

PAD

PS1

PS0

PT1

PX1

PT0

PX0

Table 35.

Description of IP0 bits

SYMBOL

BIT

FUNCTION

–

IP0.7

Reserved for future use

PAD

IP0.6

ADC interrupt priority level

PS1

IP0.5

SIO1 (I2C) interrupt priority level

PS0

IP0.4

SIO0 (UART) interrupt priority level

PT1

IP0.3

Timer 1 interrupt priority level

PX1

IP0.2

External interrupt 1/Seconds interrupt priority level

PT0

IP0.1

Timer 0 interrupt priority level

PX0

IP0.0

External interrupt 0 priority level

P83CE558 Arkusz danych(PDF) 39 Page - NXP Semiconductors

P83CE558 Arkusz danych(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Arkusz danych Pobierz

Link URL