HCS08 datasheet(108/290 Pages) MOTOROLA

108 / 290 page

Internal Clock Generator (ICG) Module

MC9S08GB/GT

108

MOTOROLA

6.5.5 ICG Filter Registers (ICGFLTU, ICGFLTL)

Figure 6-16 ICG Upper Filter Register (ICGFLTU)

Figure 6-17 ICG Lower Filter Register (ICGFLTL)

The filter registers show the filter value (FLT).

FLT — Filter Value

The FLT bits indicate the current filter value, which controls the DCO frequency. The FLT bits are

read only except when the CLKS bits are programmed to self-clocked mode (CLKS = 00). In

self-clocked mode, any write to ICGFLTU updates the current 12-bit filter value. Writes to the

ICGFLTU register will not affect FLT if a previous latch sequence is not complete.

6.5.6 ICG Trim Register (ICGTRM)

Figure 6-18 ICG Trim Register (ICGTRM)

TRIM — ICG Trim Setting

The TRIM bits control the internal reference generator frequency. They allow a

± 25% adjustment of

the nominal (POR) period. The bit’s effect on period is binary weighted (i.e., bit 1 will adjust twice as

much as changing bit 0). Increasing the binary value in TRIM will increase the period and decreasing

the value will decrease the period.

Bit 15

Bit 8

Read:

0000

FLT

Write:

Reset:

00000000

= Unimplemented or Reserved

Bit 7

654321

Bit 0

Read:

FLT

Write:

Reset:

11000000

76543210

Read:

TRIM

Write:

POR:

10000000

Reset:

UUUUUUUU

U = Unaffected by MCU reset

HCS08 Arkusz danych(PDF) 108 Page - Motorola, Inc

HCS08 Arkusz danych(HTML) 108 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL