MPC8555CPXAPF datasheet(32/88 Pages) FREESCALE

32 / 88 page

MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Ethernet: Three-Speed, MII Management

8.3.2

MII Management AC Electrical Specifications

Table 28 provides the MII management AC timing specifications.

Input high current

IIH

LVDD = Max

VIN

1 = 2.1 V

—

μA

Input low current

IIL

LVDD = Max

VIN = 0.5 V

–600

—

μA

Note:

1. Note that the symbol VIN, in this case, represents the OVIN symbol referenced in Table 1 and Table 2.

Table 28. MII Management AC Timing Specifications

At recommended operating conditions with LVDD is 3.3 V ± 5%.

Parameter/Condition

Symbol 1

Min

Typ

Max

Unit

Notes

MDC frequency

fMDC

0.893

—

10.4

MHz

MDC period

tMDC

—

1120

MDC clock pulse width high

tMDCH

—

MDC to MDIO valid

tMDKHDV

2*[1/(fccb_clk/8)]

MDC to MDIO delay

tMDKHDX

—

2*[1/(fccb_clk/8)]

MDIO to MDC setup time

tMDDVKH

5—

—

MDIO to MDC hold time

tMDDXKH

0—

—

MDC rise time

tMDCR

—

MDC fall time

tMDHF

—

Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tMDKHDX

symbolizes management data timing (MD) for the time tMDC from clock reference (K) high (H) until data outputs (D) are

invalid (X) or data hold time. Also, tMDDVKH symbolizes management data timing (MD) with respect to the time data input

signals (D) reach the valid state (V) relative to the tMDC clock reference (K) going to the high (H) state or setup time. For

rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

2. This parameter is dependent on the system clock speed (that is, for a system clock of 267 MHz, the delay is 70 ns and for

a system clock of 333 MHz, the delay is 58 ns).

3. This parameter is dependent on the CCB clock speed (that is, for a CCB clock of 267 MHz, the delay is 60 ns and for a

CCB clock of 333 MHz, the delay is 48 ns).

4. Guaranteed by design.

Table 27. MII Management DC Electrical Characteristics (continued)

Parameter

Symbol

Conditions

Min

Max

Unit

MPC8555CPXAPF Arkusz danych(PDF) 32 Page - Freescale Semiconductor, Inc

MPC8555CPXAPF Arkusz danych(HTML) 32 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Arkusz danych Pobierz

Link URL