| Zakładka z wyszukiwarką danych komponentów |
|
ST7LITE49M Arkusz danych(PDF) 87 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49M Arkusz danych(HTML) 87 Page - STMicroelectronics |
|
87 / 188 page ![]() ST7LITE49M On-chip peripherals 87/188 Figure 44. Block diagram of output compare mode (single timer) Input Capture mode The 12-bit ATICR register is used to latch the value of the 12-bit free running upcounter CNTR1 after a rising or falling edge is detected on the ATIC pin. When an Input Capture occurs, the ICF bit is set and the ATICR register contains the value of the free running upcounter. An IC interrupt is generated if the ICIE bit is set. The ICF bit is reset by reading the ATICRH/ATICRL register when the ICF bit is set. The ATICR is a read only register and always contains the free running upcounter value which corresponds to the most recent Input Capture. Any further Input Capture is inhibited while the icf bit is set. Figure 45. Block diagram of Input Capture mode DCRx OUTPUT COMPARE CIRCUIT COUNTER 1 (ATCSR) CMPIE PRELOAD DUTY CYCLE REG0/1/2/3 ACTIVE DUTY CYCLE REGx CNTR1 TRAN1 (ATCSR2) OVF (ATCSR) CMPFx (PWMxCSR) CMP REQUEST INTERRUPT ATCSR CK0 CK1 ICIE ICF 12-BIT AUTORELOAD REGISTER 12-BIT UPCOUNTER1 fCPU ATIC 12-BIT INPUT CAPTURE REGISTER IC INTERRUPT REQUEST ATR1 ATICR CNTR1 (1 ms fLTIMER @ 8MHz) timebase OFF 32MHz |
|
Link URL |
| Czy Alldatasheet okazała się pomocna? [ DONATE ] |
O Alldatasheet | Reklama | Kontakt | Polityka prywatności | Link do karty katalogowej | Linki | Lista producentów All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |