Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

Preview PDF HTML

PIC12F683-E/P Arkusz danych(PDF) 36 Page - Microchip Technology

Numer części PIC12F683-E/P
Szczegółowy opis  8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  MICROCHIP [Microchip Technology]
Strona internetowa  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC12F683-E/P Arkusz danych(HTML) 36 Page - Microchip Technology

Back Button PIC12F683-E/P Datasheet HTML 32Page - Microchip Technology PIC12F683-E/P Datasheet HTML 33Page - Microchip Technology PIC12F683-E/P Datasheet HTML 34Page - Microchip Technology PIC12F683-E/P Datasheet HTML 35Page - Microchip Technology PIC12F683-E/P Datasheet HTML 36Page - Microchip Technology PIC12F683-E/P Datasheet HTML 37Page - Microchip Technology PIC12F683-E/P Datasheet HTML 38Page - Microchip Technology PIC12F683-E/P Datasheet HTML 39Page - Microchip Technology PIC12F683-E/P Datasheet HTML 40Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 176 page
background image
PIC12F683
DS41211D-page 34
© 2007 Microchip Technology Inc.
REGISTER 4-4:
WPU: WEAK PULL-UP REGISTER
U-0
U-0
R/W-1
R/W-1
U-0
R/W-1
R/W-1
R/W-1
—
—
WPU5
WPU4
—
WPU2
WPU1
WPU0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-6
Unimplemented: Read as ‘0’
bit 5-4
WPU<5:4>: Weak Pull-up Control bits
1
= Pull-up enabled
0
= Pull-up disabled
bit 3
Unimplemented: Read as ‘0’
bit 2-0
WPU<2:0>: Weak Pull-up Control bits
1
= Pull-up enabled
0
= Pull-up disabled
Note 1:
Global GPPU must be enabled for individual pull-ups to be enabled.
2:
The weak pull-up device is automatically disabled if the pin is in Output mode (TRISIO = 0).
3:
The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.
4:
WPU<5:4> always reads ‘1’ in XT, HS and LP OSC modes.
REGISTER 4-5:
IOC: INTERRUPT-ON-CHANGE GPIO REGISTER
U-0
U-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
—
—
IOC5
IOC4
IOC3
IOC2
IOC1
IOC0
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-6
Unimplemented: Read as ‘0’
bit 5-0
IOC<5:0>: Interrupt-on-change GPIO Control bits
1
= Interrupt-on-change enabled
0
= Interrupt-on-change disabled
Note 1:
Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.
2:
IOC<5:4> always reads ‘0’ in XT, HS and LP OSC modes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com