PIC12F683-ESLASHP datasheet(60/176 Pages) MICROCHIP

60 / 176 page

PIC12F683

DS41211D-page 58

8.11

Comparator Voltage Reference

The Comparator Voltage Reference module provides

an internally generated voltage reference for the

comparators. The following features are available:

• Independent from Comparator operation

• Two 16-level voltage ranges

• Output clamped to VSS

• Ratiometric with VDD

The VRCON register (Register 8-3) controls the

Voltage Reference module shown in Figure 8-7.

8.11.1

INDEPENDENT OPERATION

The comparator voltage reference is independent of

the comparator configuration. Setting the VREN bit of

the VRCON register will enable the voltage reference.

8.11.2

OUTPUT VOLTAGE SELECTION

The

CVREF voltage reference has 2 ranges with 16

voltage levels in each range. Range selection is

controlled by the VRR bit of the VRCON register. The

16 levels are set with the VR<3:0> bits of the VRCON

The CVREF output voltage is determined by the following

equations:

EQUATION 8-1:

CVREF OUTPUT VOLTAGE

The full range of VSS to VDD cannot be realized due to

the construction of the module. See Figure 8-1.

8.11.3

OUTPUT CLAMPED TO VSS

The CVREF output voltage can be set to Vss with no

power consumption by configuring VRCON as follows:

•VREN = 0

•VRR = 1

•VR<3:0> = 0000

This allows the comparator to detect a zero-crossing

while not consuming additional CVREF module current.

8.11.4

OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and

therefore, the CVREF output changes with fluctuations in

VDD. The tested absolute accuracy of the Comparator

Voltage Reference can be found in Section 15.0

“Electrical Specifications”.

VRR

1 (low range):

VRR

0 (high range):

CVREF

(VDD/4) +

CVREF

(VR<3:0>/24)

VDD

(VR<3:0>

VDD/32)

VRCON: VOLTAGE REFERENCE CONTROL REGISTER

R/W-0

U-0

R/W-0

U-0

R/W-0

VREN

—VRR

—

VR3

VR2

VR1

VR0

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

VREN: CVREF Enable bit

= CVREF circuit powered on

= CVREF circuit powered down, no IDD drain and CVREF = VSS.

bit 6

Unimplemented: Read as ‘0’

bit 5

VRR: CVREF Range Selection bit

= Low range

= High range

bit 4

Unimplemented: Read as ‘0’

bit 3-0

VR<3:0>: CVREF Value Selection 0

≤ VR<3:0> ≤ 15

When VRR = 1: CVREF = (VR<3:0>/24) * VDD

When VRR = 0: CVREF = VDD/4 + (VR<3:0>/32) * VDD

PIC12F683-E/P Arkusz danych(PDF) 60 Page - Microchip Technology

PIC12F683-E/P Arkusz danych(HTML) 60 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL