CS8416-CSZ datasheet(20/60 Pages) CIRRUS

20 / 60 page

DS578F3

CS8416

4. TYPICAL CONNECTION DIAGRAMS

Figure 5. Typical Connection Diagram - Software Mode

* A separate analog supply is only necessary in applications where RMCK is used for a jitter sensitive task. For

applications where RMCK is not used for a jitter sensitive task, connect VA to VD via a ferrite bead. Keep decou-

pling capacitors between VA and AGND.

** See “S/PDIF Receiver” on page 27 and “External AES3/SPDIF/IEC60958 Receiver Components” on page 49

for typical input configurations and recommended input circuits.

*** For best jitter performance, connect the filter ground directly to the AGND pin. See Table 6 on page 54 for PLL

filter values.

CS8416

FILT

DGND

AGND

***

RXN

RXP0

RXP1

RXP2

RXP3

AES3 /

S/PDIF

Sources

Microcontroller

SCL / CCLK

SDA / CDOUT

OMCK

Clock Source

RST

AD1 / CDIN

GPO0

RMCK

Clock Control

Serial Audio

Input

Device

OLRCK

OSCLK

SDOUT

External

Interface

RXP4

RXP5

RXP6

RXP7

AD0 / CS

GPO1

AD2/GPO2

RFLT

CFLT

CRIP

47k

10 F

+3.3 V or +5 V

0.1 F

+3.3 V

Ferrite

Bead

+3.3 V

Analog

Supply *

0.1 F

CS8416-CSZ Arkusz danych(PDF) 20 Page - Cirrus Logic

CS8416-CSZ Arkusz danych(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Arkusz danych Pobierz

Link URL