Zakładka z wyszukiwarką danych komponentów
  Polish  ▼
ALLDATASHEET.PL

X  

STMPE2401 Arkusz danych(PDF) 14 Page - STMicroelectronics

Numer części STMPE2401
Szczegółowy opis  24-bit Enhanced port expander with Keypad and PWM controller Xpander logic
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Producent  STMICROELECTRONICS [STMicroelectronics]
Strona internetowa  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STMPE2401 Arkusz danych(HTML) 14 Page - STMicroelectronics

Back Button STMPE2401 Datasheet HTML 10Page - STMicroelectronics STMPE2401 Datasheet HTML 11Page - STMicroelectronics STMPE2401 Datasheet HTML 12Page - STMicroelectronics STMPE2401 Datasheet HTML 13Page - STMicroelectronics STMPE2401 Datasheet HTML 14Page - STMicroelectronics STMPE2401 Datasheet HTML 15Page - STMicroelectronics STMPE2401 Datasheet HTML 16Page - STMicroelectronics STMPE2401 Datasheet HTML 17Page - STMicroelectronics STMPE2401 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 55 page
background image
I2C Interface
STMPE2401
14/55
6
I2C Interface
The features that are supported by the I2C interface are as below:
I2C Slave device
SDAT and SCLK operates from 1.8V to 3.3V
Compliant to Philip I2C specification version 2.1
Supports Standard (up to 100kbps) and Fast (up to 400kbps) modes.
7-bit device addressing mode
General Call
Start/Restart/Stop
Address up to 4 STMPE2401 devices via I2C
The address is selected by the state of two pins. The state of the pins will be read upon
reset and then the pins can be configured for normal operation. The pins will have a pull-up
or down to set the address. The I2C interface module allows the connected host system to
access the registers in the STMPE2401.
6.1
Start condition
A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state.
A Start condition must precede any data/command transfer. The device continuously
monitors for a Start condition and will not respond to any transaction unless one is
encountered.
6.2
Stop condition
A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state.
A Stop condition terminates communication between the slave device and bus master. A
read command that is followed by NoAck can be followed by a Stop condition to force the
slave device into idle mode. When the slave device is in idle mode, it is ready to receive the
next I2C transaction. A Stop condition at the end of a write command stops the write
operation to registers.
6.3
Acknowledge bit (ACK)
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter
releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls
the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave
the SDATA in high state if it would to not acknowledge the receipt of the data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Arkusz danych Pobierz

Go To PDF Page


Link URL



Czy Alldatasheet okazała się pomocna?  [ DONATE ] 

O Alldatasheet   |   Reklama   |   Kontakt   |   Polityka prywatności   |   Link do karty katalogowej    |   Linki   |   Lista producentów
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com