TMP86FS49AIUG datasheet(60/296 Pages) TOSHIBA

60 / 296 page

Page 44

3. Interrupt Control Circuit

3.7 External Interrupts

TMP86FS49AIUG

Note 1: fc: High-frequency clock [Hz], *: Don’t care

Note 2: When the system clock frequency is switched between high and low or when the external interrupt control register

(EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are dis-

abled using the interrupt enable register (EIR).

Note 3: The maximum time from modifying INT1NC until a noise reject time is changed is 26/fc.

External Interrupt Control Register

EINTCR

5432

(0037H)

INT1NC

INT0EN

INT3ES

INT2ES

INT1ES

(Initial value: 00** 000*)

INT1NC

Noise reject time select

0: Pulses of less than 63/fc [s] are eliminated as noise

1: Pulses of less than 15/fc [s] are eliminated as noise

R/W

INT0EN

P00/INT0 pin configuration

0: P00 input/output port

1: INT0 pin (Port P00 should be set to an input mode)

R/W

INT3 ES

INT3 edge select

0: Rising edge

1: Falling edge

R/W

INT2 ES

INT2 edge select

0: Rising edge

1: Falling edge

R/W

INT1 ES

INT1 edge select

0: Rising edge

1: Falling edge

R/W

TMP86FS49AIUG Arkusz danych(PDF) 60 Page - Toshiba Semiconductor

TMP86FS49AIUG Arkusz danych(HTML) 60 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL