TMP86FS49AIUG datasheet(91/296 Pages) TOSHIBA

91 / 296 page

Page 75

TMP86FS49AIUG

7.2

Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric

buzzer drive. Divider output is from DVO pin.

7.2.1

Configuration

Figure 7-3 Divider Output

7.2.2

Control

The Divider Output is controlled by the Time Base Timer Control Register.

Note: Selection of divider output frequency (DVOCK) must be made while divider output is disabled (DVOEN="0"). Also, in other

words, when changing the state of the divider output frequency from enabled (DVOEN="1") to disable(DVOEN="0"), do not

change the setting of the divider output frequency.

Time Base Timer Control Register

TBTCR

(0036H)

DVOEN

DVOCK

(DV7CK)

(TBTEN)

(TBTCK)

(Initial value: 0000 0000)

DVOEN

Divider output

enable / disable

0: Disable

1: Enable

R/W

DVOCK

Divider Output (DVO)

frequency selection: [Hz]

NORMAL1/2, IDLE1/2 Mode

SLOW1/2

SLEEP1/2

Mode

R/W

DV7CK = 0

DV7CK = 1

fc/213

fs/25

fc/212

fs/24

fc/211

fs/23

fc/210

fs/22

TBTCR

Output latch

Port output latch

MPX

DVOEN

TBTCR<DVOEN>

DVO pin output

DVOCK

Divider output control register

(a) configuration

(b) Timing chart

Data output

DVO pin

fc/213 or fs/25

fc/212 or fs/24

fc/211 or fs/23

fc/210 or fs/22

TMP86FS49AIUG Arkusz danych(PDF) 91 Page - Toshiba Semiconductor

TMP86FS49AIUG Arkusz danych(HTML) 91 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL