TDA7410ND datasheet(32/34 Pages) STMICROELECTRONICS

32 / 34 page

Package information

TDA7410ND

32/34

Package information

In order to meet environmental requirements, ST offers these devices in ECOPACK®

packages. These packages have a lead-free second level interconnect. The category of

second level interconnect is marked on the package and on the inner box label, in

compliance with JEDEC standard JESD97. The maximum ratings related to soldering

conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 18.

SO20 Mechanical data and package dimensions

OUTLINE AND

MECHANICAL DATA

DIM.

inch

MIN.

TYP.

MAX.

MIN.

TYP.

MAX.

2.35

2.65

0.093

0.104

0.10

0.30

0.004

0.012

0.33

0.51

0.013

0.200

0.23

0.32

0.009

0.013

D (1)

12.60

13.00

0.496

0.512

7.40

7.60

0.291

0.299

1.27

0.050

10.0

10.65

0.394

0.419

0.25

0.75

0.010

0.030

0.40

1.27

0.016

0.050

0˚ (min.), 8˚ (max.)

ddd

0.10

0.004

(1) “D” dimension does not include mold flash, protusions or gate

burrs. Mold flash, protusions or gate burrs shall not exceed

0.15mm per side.

SO20

0016022 D

TDA7410ND Arkusz danych(PDF) 32 Page - STMicroelectronics

TDA7410ND Arkusz danych(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Arkusz danych Pobierz

Link URL