LP5521 datasheet(34/51 Pages) TI2

34 / 51 page

LP5521

SNVS441I – JANUARY 2007 – REVISED NOVEMBER 2016

www.ti.com

Product Folder Links: LP5521

Submit Documentation Feedback

7.6.11 G Channel Program Counter Value (G Channel PC)

Address 0AH

Reset value 00H

Table 31. G Channel PC Register

G_PC[3]

G_PC[2]

G_PC[1]

G_PC[0]

NAME

BIT

ACCESS

ACTIVE

DESCRIPTION

G_PC

3:0

R/W

G channel program counter value

PC registers are synchronized to 32 kHz clock. Delay between consecutive I2C writes to PC registers needs to

be longer than 153 μs (typ.). PC register can be read or written only when EXEC mode is 'hold'.

7.6.12 B Channel Program Counter Value (B Channel PC)

Address 0BH

Reset value 00H

Table 32. B Channel PC Register

B_PC[3]

B_PC[2]

B_PC[1]

B_PC[0]

NAME

BIT

ACCESS

ACTIVE

DESCRIPTION

B_PC

3:0

R/W

B channel program counter value

PC registers are synchronized to a 32-kHz clock. Delay between consecutive I2C writes to PC registers must be

longer than 153 μs (typ.). PC register can be read or written only when EXEC mode is 'hold'.

7.6.13 Status/Interrupt Register

Address 0CH

Reset value 00H

Table 33. STATUS/INTERRUPT Register

EXT_CLK

USED

R_INT

G_INT

B_INT

NAME

BIT

ACCESS

ACTIVE

DESCRIPTION

EXT_CLK

USED

External clock state

0 = Internal 32kHz clock used

1 = External 32kHz clock used

R_INT

High

Interrupt from R channel

G_INT

High

Interrupt from G channel

B_INT

High

Interrupt from B channel

Note: Register INT bits will be cleared when read operation to Status/Interrupt register occurs. INT output pin

(active low) will go high after read operation.

LP5521 Arkusz danych(PDF) 34 Page - Texas Instruments

LP5521 Arkusz danych(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Arkusz danych Pobierz

Link URL