ST10F271Z1 datasheet(46/185 Pages) STMICROELECTRONICS

46 / 185 page

Central processing unit (CPU)

ST10F271Z1

46/185

7.1

Multiplier-accumulator unit (MAC)

The MAC co-processor is a specialized co-processor added to the ST10 CPU Core in order

to improve the performances of the ST10 Family in signal processing algorithms.

The standard ST10 CPU has been modified to include new addressing capabilities which

enable the CPU to supply the new co-processor with up to 2 operands per instruction cycle.

This new co-processor (so-called MAC) contains a fast multiply-accumulate unit and a

repeat unit.

The co-processor instructions extend the ST10 CPU instruction set with multiply, multiply-

accumulate, 32-bit signed arithmetic operations.

Figure 8.

MAC unit architecture

7.2

Instruction set summary

The Table 26 lists the instructions of the ST10F271Z1. The detailed description of each

instruction can be found in the “ST10 Family Programming Manual”.

Operand 2

Operand 1

Control Unit

Repeat Unit

ST10 CPU

Interrupt

Controller

MSW

MRW

MAH

MAL

MCW

Flags MAE

Mux

8-bit Left/Right

Shifter

Mux

Sign Extend

16 x 16

Concatenation

signed/unsigned

Multiplier

40-bit Signed Arithmetic Unit

08000h

Scaler

GPR Pointers *

IDX0 Pointer

IDX1 Pointer

QR0 GPR Offset Register

QR1 GPR Offset Register

QX0 IDX Offset Register

QX1 IDX Offset Register

* Shared with standard ALU

ST10F271Z1 Arkusz danych(PDF) 46 Page - STMicroelectronics

ST10F271Z1 Arkusz danych(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Arkusz danych Pobierz

Link URL